adplus-dvertising

Welcome to the Computer Architecture MCQs Page

Dive deep into the fascinating world of Computer Architecture with our comprehensive set of Multiple-Choice Questions (MCQs). This page is dedicated to exploring the fundamental concepts and intricacies of Computer Architecture, a crucial aspect of GATE CSE Exam. In this section, you will encounter a diverse range of MCQs that cover various aspects of Computer Architecture, from the basic principles to advanced topics. Each question is thoughtfully crafted to challenge your knowledge and deepen your understanding of this critical subcategory within GATE CSE Exam.

frame-decoration

Check out the MCQs below to embark on an enriching journey through Computer Architecture. Test your knowledge, expand your horizons, and solidify your grasp on this vital area of GATE CSE Exam.

Note: Each MCQ comes with multiple answer choices. Select the most appropriate option and test your understanding of Computer Architecture. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

Computer Architecture MCQs | Page 7 of 20

Explore more Topics under GATE CSE Exam

Q61.
Suppose a processor does not have any stack pointer register. Which of the following statements is true?

a.

It cannot have subroutine call instruction

b.

It can have subroutine call instruction, but no nested subroutine calls

c.

Nested subroutine calls are possible, but interrupts are not

d.

All sequences of subroutine calls and also interrupts are possible

Discuss
Answer: (a).It cannot have subroutine call instruction
Q62.
Given the following Karnaugh map, which one of the following represents the minimal Sum-Of-Products of the map?

a.

xy + y'z

b.

wx'y' + xy + xz

c.

w'x + y'z + xy

d.

xz + y

Discuss
Answer: (a).xy + y'z
Q63.
A processor needs software interrupt to

a.

test the interrupt system of the processor

b.

implement co-routines

c.

obtain system services which need execution of privileged instructions

d.

return from subroutine

Discuss
Answer: (c).obtain system services which need execution of privileged instructions
Q64.
A CPU has two modes-privileged and non-privileged. In order to change the mode from privileged to non-privileged

a.

a hardware interrupt is needed

b.

a software interrupt is needed

c.

a privileged instruction (which does not generate an interrupt) is needed

d.

a non-privileged instruction (which does not generate an interrupt is needed

Discuss
Answer: (b).a software interrupt is needed
Q65.
Consider the following circuit with initial state Q0 = Q1 = 0. The D Flip-flops are positive edged triggered and have set up times 20 nanosecond and hold times 0. Also, consider the following timing diagrams of X and C; the clock period of C <= 40 nanosecond. Which one is the correct plot of Y?

a.

a

b.

b

c.

c

d.

d

Discuss
Answer: (c).c
Q66.
Which is the most appropriate match for the items in the first column with the items in the second column:

X. Indirect Addressing I. Array implementation
Y. Indexed Addressing II. Writing re-locatable code
Z. Base Register Addressing III. Passing array as parameter

a.

(X, III) (Y, I) (Z, II)

b.

(X, II) (Y, III) (Z, I)

c.

(X, III) (Y, II) (Z, I)

d.

(X, I) (Y, III) (Z, II)

Discuss
Answer: (a).(X, III) (Y, I) (Z, II)
Q67.
The 2’s complement representation of (−539)10 in hexadecimal is

a.

ABE

b.

DBC

c.

DE5

d.

9E7

Discuss
Answer: (c).DE5
Q68.
Consider the circuit shown below. The output of a 2:1 Mux is given by the function (ac' + bc). Which of the following is true?

a.

f = x1'+ x1x

b.

f = x1'x2 + x1x2'

c.

f = x1x2 + x1'x2'

d.

f = x1 + x2'

Discuss
Answer: (c).f = x1x2 + x1'x2'
Q69.
Consider the circuit given below with initial state Q0 =1, Q1 = Q2 = 0. The state of the circuit is given by the value 4Q2 + 2Q1 + Q0.

Which one of the following is the correct state sequence of the circuit?

a.

1,3,4,6,7,5,2

b.

1,2,5,3,7,6,4

c.

1,2,7,3,5,6,4

d.

1,6,5,7,2,3,4

Discuss
Answer: (b).1,2,5,3,7,6,4
Q70.
Consider the following data path of a simple non-pilelined CPU. The registers A, B, A1, A2, MDR, the bus and the ALU are 8-bit wide. SP and MAR are 16-bit registers. The MUX is of size 8 × (2:1) and the DEMUX is of size 8 × (1:2). Each memory operation takes 2 CPU clock cycles and uses MAR (Memory Address Register) and MDR (Memory Date Register). SP can be decremented locally.

The CPU instruction “push r”, where = A or B, has the specification

M [SP]

How many CPU clock cycles are needed to execute the “push r” instruction?

a.

1

b.

3

c.

4

d.

5

Discuss
Answer: (b).3
Page 7 of 20

Suggested Topics

Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!

Hadoop

Dive into the world of big data with our Hadoop MCQs. Cover key concepts including...

MySQL Database

Enhance your knowledge of relational databases with our MySQL MCQs. Understand...

Computer Graphics

Step into the visual side of computing with our Computer Graphics MCQs. Cover topics...

CompTIA PenTest+ Certification Exam PT0 002

Prepare for the CompTIA PenTest+ PT0-002 exam with our targeted MCQs. Covering...

Systems Analysis and Design Methods

Get familiar with the process of designing and improving business systems with our...

Systems Programming

Decode low-level programming with our Systems Programming MCQs. These questions delve...

SQL Server

Master Microsoft's database server with our SQL Server MCQs. Topics cover database...

Data Warehousing and OLAP

Strengthen your knowledge of Data Warehousing and OLAP with our specialized MCQs....

DBMS

Get a firm grasp on database systems with our DBMS MCQs. Explore relational...