adplus-dvertising
frame-decoration

Question

Suppose a processor does not have any stack pointer register. Which of the following statements is true?

a.

It cannot have subroutine call instruction

b.

It can have subroutine call instruction, but no nested subroutine calls

c.

Nested subroutine calls are possible, but interrupts are not

d.

All sequences of subroutine calls and also interrupts are possible

Answer: (a).It cannot have subroutine call instruction

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Suppose a processor does not have any stack pointer register. Which of the following statements is true?

Similar Questions

Discover Related MCQs

Q. A processor needs software interrupt to

Q. A CPU has two modes-privileged and non-privileged. In order to change the mode from privileged to non-privileged

Q. Which is the most appropriate match for the items in the first column with the items in the second column:

X. Indirect Addressing I. Array implementation
Y. Indexed Addressing II. Writing re-locatable code
Z. Base Register Addressing III. Passing array as parameter

Q. The 2’s complement representation of (−539)10 in hexadecimal is

Q. A device employing INTR line for device interrupt puts the CALL instruction on the data bus while

Q. In 8085, which of the following modifies the program counter ?

Q. The 2' s complement representation of the decimal value - 15 is

Q. Sign extension is a step in

Q. In 2' s complement addition, overflow

Q. In the absolute addressing mode

Q. What are the states of the Auxiliary Carry (AC) and Carry Flag (dCY) after executing the following 8085 program?

MVI L, 5DH
MVI L, 6BH
MOV A, H
ADD L

Q. The performance of a pipelined processor suffers if

Q. Horizontal microprogramming :

Q. Assuming all numbers are in 2's complement representation, which of the following numbers is divisible by 11111011?

Q. For a pipelined CPU with a single ALU, consider the following situations

1. The j + 1-st instruction uses the result of the j-th instruction
as an operand
2. The execution of a conditional jump instruction
3. The j-th and j + 1-st instructions require the ALU at the same
time

Which of the above can cause a hazard ?

Q. Consider the grammar rule E → E1 - E2 for arith­metic expressions. The code generated is targeted to a CPU having a single user register. The sub­traction operation requires the first operand to be in the register. If E1 and E2 do not have any com­mon sub expression, in order to get the shortest possible code

Q. If 73x (in base-x number system) is equal to 54y (in base-y number system), the possible values of x and y are

Q. Which of the following addressing modes are suitable for program relocation at run time ?

(i) Absolute addressing
(ii) Based addressing
(iii) Relative addressing
(iv) Indirect addressing

Q. Let A = 1111 1010 and B = 0000 1010 be two 8-bit 2's complement numbers. Their product in 2's complement is

Q. A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be