adplus-dvertising

Welcome to the Computer Architecture MCQs Page

Dive deep into the fascinating world of Computer Architecture with our comprehensive set of Multiple-Choice Questions (MCQs). This page is dedicated to exploring the fundamental concepts and intricacies of Computer Architecture, a crucial aspect of GATE CSE Exam. In this section, you will encounter a diverse range of MCQs that cover various aspects of Computer Architecture, from the basic principles to advanced topics. Each question is thoughtfully crafted to challenge your knowledge and deepen your understanding of this critical subcategory within GATE CSE Exam.

frame-decoration

Check out the MCQs below to embark on an enriching journey through Computer Architecture. Test your knowledge, expand your horizons, and solidify your grasp on this vital area of GATE CSE Exam.

Note: Each MCQ comes with multiple answer choices. Select the most appropriate option and test your understanding of Computer Architecture. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

Computer Architecture MCQs | Page 20 of 20

Explore more Topics under GATE CSE Exam

Q191.
In an SR latch made by cross coupling two NAND gates, If both S and R inputs are set to 0, then it will result in

a.

q = 0, q’ = 1

b.

q = 1, q’ = 0

c.

q = 1, q’ = 1

d.

Indeterminate states

Discuss
Answer: (c).q = 1, q’ = 1
Q192.
The purpose of latch feedback is?

a.

Increase speed

b.

Improve performance

c.

Uneven propagation

d.

All the above

Discuss
Answer: (c).Uneven propagation
Q193.
The minimum number of D flip – flops needed to design a mod – 258 counter is

a.

9

b.

8

c.

512

d.

258

Discuss
Answer: (a).9
Q194.
A 10 – bit Asynchronous counter is having initial value 0 1 0 0 0 1 1 1 1 1. How many flip flops are complemented at next clock?

a.

1

b.

5

c.

6

d.

7

Discuss
Answer: (c).6
Q195.
A sequential circuit is having one input and 2 states; The clock is initially in state A. It remains in the same state as long as (x=0) (i.e., input =0). If the input is 1, it switches to the state B and remains there as long as input is 0. On receiving 1 it switches back to state A. If it is realized with D – FF. what is the expression for D FF?

a.

XQ + XQ’

b.

X’Q’ + XQ

c.

X’Q + XQ’

d.

X’Q + X’Q’

Discuss
Answer: (c).X’Q + XQ’
Q196.
How many 3 – to – 8 line decoders with an enable input are needed to construct a 6 – to – 64 line decoder without using any other logic gates?

a.

7

b.

8

c.

9

d.

10

Discuss
Answer: (c).9
Q197.
Let the 3 variable function f (a, b, c) = Σ (0, 1, 4, 5,7) is realized with 4x1 mux. The select line S₁ & S₀ are connected with A, B. What will be the connections for data inputs?

a.

1, 0, 1, C

b.

1, 0, C, C

c.

1, C, C, C

d.

1, C, C, C

Discuss
Answer: (a).1, 0, 1, C
Q198.
Consider a 3-variable function; f(A, B,C) = S (0, 1, 2, 4). It is realized with a 4x1 multiplexer; select lines S₁ S₀ are taken as B, C. Later it was found that select lines have to be interchanged w.r.t the data line in both terminations, Identify the correct statements.

a.

All the i/p terminations remains same except I₀ which is to be complemented

b.

The terminations have to be reversed

c.

The terminations of I₀ and I₂ are to be interchanged

d.

No need to change any input terminations

Discuss
Answer: (d).No need to change any input terminations
Q199.
Consider a binary channel which has 1 – input and 1 – output initially the input is reproduced at output until two consecutive zero’s are received from then onwards output is the bit – wise complement of input complement continuous until two consecutive 1’s are received at input, from then onwards it repeats the behaviour. What will be the minimum number of states in this binary channel.

a.

2

b.

4

c.

8

d.

12

Discuss
Answer: (b).4
Q200.
A sequence machine is supposed to receive block of 0’s & 1’s the correct operation required 1’s, number of 1’s in 1st block must be odd and number of 0’s in 0’s block must be even. Any violation indicated by machine outputs 1 against 1st bit of opposite block. What will be minimum number of states in the sequence machine?

a.

2

b.

3

c.

4

d.

5

Discuss
Answer: (c).4
Page 20 of 20

Suggested Topics

Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!

Software Engineering

Learn about the systematic approach to developing software with our Software...

C# programming

Hone your skills in the C# language with our MCQs. Understand data types, operators,...

Software Architecture and Design

Get a strong hold on the blueprint of software systems with our Software Architecture...

Digital Image Processing (DIP)

Delve into the techniques of enhancing digital images with our Digital Image...

Reverse Engineering

Strengthen your understanding of Reverse Engineering with our curated set of MCQs....

Internet of Things (IoT)

Discover how devices communicate with each other in the smart world with our IoT...

Web Technologies

Master the building blocks of the web with our Web Technologies MCQs. From HTML and...

Data Warehousing and OLAP

Strengthen your knowledge of Data Warehousing and OLAP with our specialized MCQs....

Computer Architecture

Unveil the science behind computer design with our Computer Architecture MCQs. Topics...