| 21. | ISP stands for, |
| a. | Instruction Set Processor |
| b. | Information Standard Processing |
| c. | Interchange Standard Protocol |
| d. | Interrupt Service Procedure |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (a).Instruction Set Processor
|
| 22. | The internal Components of the processor are connected by _______ . |
| a. | Processor intra-connectivity circuitry |
| b. | Processor bus |
| c. | Memory bus |
| d. | Rambus |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (b).Processor bus
|
| 23. | ______ is used to choose between increment the PC or performing ALU operations . |
| a. | Conditional codes |
| b. | Multiplexer |
| c. | Control unit |
| d. | None of these |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (b).Multiplexer
|
| 24. | The registers, ALU and the interconnection between them are collectively called as _____ . |
| a. | Process route |
| b. | Information trail |
| c. | Information path |
| d. | Data path |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (d).Data path
|
| 25. | _______ is used to store data in registers . |
| a. | D flip flop |
| b. | JK flip flop |
| c. | RS flip flop |
| d. | none of these |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (a).D flip flop
|
| 26. | During the execution of the instructions, a copy of the instructions is placed in the ______ |
| a. | Register |
| b. | RAM |
| c. | System heap |
| d. | Cache |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (d).Cache
|
| 27. | Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster ? |
| a. | A |
| b. | B |
| c. | Both take the same time |
| d. | Insuffient information |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (a).A
|
| 28. | A processor performing fetch or decoding of different instruction during the execution of another instruction is called ______ . |
| a. | Super-scaling |
| b. | Pipe-lining |
| c. | Parallel Computation |
| d. | None of these |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (b).Pipe-lining
|
| 29. | For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution ? |
| a. | ISA |
| b. | ANSA |
| c. | Super-scalar |
| d. | All of the above |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (c).Super-scalar
|
| 30. | The clock rate of the processor can be improved by |
| a. | Improving the IC technology of the logic circuits |
| b. | Reducing the amount of processing done in one step |
| c. | By using overclocking method |
| d. | All of the above |
| View Answer Report Discuss Too Difficult! Search Google |
|
Answer: (d).All of the above
|
