adplus-dvertising

Welcome to the Computer Architecture MCQs Page

Dive deep into the fascinating world of Computer Architecture with our comprehensive set of Multiple-Choice Questions (MCQs). This page is dedicated to exploring the fundamental concepts and intricacies of Computer Architecture, a crucial aspect of UGC CBSE NET Exam. In this section, you will encounter a diverse range of MCQs that cover various aspects of Computer Architecture, from the basic principles to advanced topics. Each question is thoughtfully crafted to challenge your knowledge and deepen your understanding of this critical subcategory within UGC CBSE NET Exam.

frame-decoration

Check out the MCQs below to embark on an enriching journey through Computer Architecture. Test your knowledge, expand your horizons, and solidify your grasp on this vital area of UGC CBSE NET Exam.

Note: Each MCQ comes with multiple answer choices. Select the most appropriate option and test your understanding of Computer Architecture. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

Computer Architecture MCQs | Page 7 of 16

Q61.
Which of the following 8085 microprocessor hardware interrupt has the lowest priority?
Discuss
Answer: (d).INTR
Q62.
A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a memory cycle requires 250 nsec. What percentage of memory’s total operating time is required for refreshes?
Discuss
Answer: (d).0.32
Q63.
A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer?
Discuss
Answer: (b).0.12%
Discuss
Answer: (a).by checking interrupt register after execution of each instruction
Q65.
What are the final values of Q1 and Q0 after 4 clock cycles, if initial values are 00 in the sequential circuit shown below:
Discuss
Answer: (d).00
Q66.
Which one of the following set of gates is best suited for ‘parity’ checking and ‘parity’ generation?
Discuss
Answer: (c).EX-OR, EX-NOR
Q67.
What type of logic circuit is represented by the figure shown below?
Discuss
Answer: (b).XNOR
Q68.
The speed up of a pipeline processing over an equivalent non-pipeline processing is defined by the ratio:

Where n → no. of tasks
tn → time of completion of each task
k → no. of segments of pipeline
tp → clock cycle time
S → speed up ratio

a.

A

b.

B

c.

C

d.

D

Discuss
Answer: (a).A
Q69.
................ refers to the discrepancy among a computed, observed or measured value and the true specified or theoretically correct values.
Discuss
Answer: (d).Error
Q70.
Which logic family dissipates the minimum power ?
Discuss
Answer: (d).CMOS

Suggested Topics

Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!