adplus-dvertising

Welcome to the Computer Architecture MCQs Page

Dive deep into the fascinating world of Computer Architecture with our comprehensive set of Multiple-Choice Questions (MCQs). This page is dedicated to exploring the fundamental concepts and intricacies of Computer Architecture, a crucial aspect of UGC CBSE NET Exam. In this section, you will encounter a diverse range of MCQs that cover various aspects of Computer Architecture, from the basic principles to advanced topics. Each question is thoughtfully crafted to challenge your knowledge and deepen your understanding of this critical subcategory within UGC CBSE NET Exam.

frame-decoration

Check out the MCQs below to embark on an enriching journey through Computer Architecture. Test your knowledge, expand your horizons, and solidify your grasp on this vital area of UGC CBSE NET Exam.

Note: Each MCQ comes with multiple answer choices. Select the most appropriate option and test your understanding of Computer Architecture. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

Computer Architecture MCQs | Page 16 of 16

Explore more Topics under UGC CBSE NET Exam

Q151.
In 8085 microprocessor, what is the output of following program?

LDA 8000H
MVI B, 30H
ADD B
STA 8001H

a.

Read a number from input port and store it in memory

b.

Read a number from input device with address 8000H and store it in memory at location 8001H

c.

Read a number from memory at location 8000H and store it in memory location 8001H

d.

Load A with data from input device with address 8000H and display it on the output device with address 8001H

Discuss
Answer: (d).Load A with data from input device with address 8000H and display it on the output device with address 8001H
Q152.
The Boolean function with the following Karnaugh map is :

a.

(A + C).D + B

b.

(A + B).C + D

c.

(A + D).C + B

d.

(A + C).B + D

Discuss
Answer: (a).(A + C).D + B
Q153.
The Octal equivalent of the binary number 1011101011 is:

a.

7353

b.

1353

c.

5651

d.

5657

Discuss
Answer: (b).1353
Q154.
The output of the following combinational circuit is F. The value of F is :

a.

P1+P2’P3

b.

P1+P2’P3’

c.

P1+P2P3’

d.

P1’+P2P3

Discuss
Answer: (b).P1+P2’P3’
Q155.
In 8085 microprocessor which of the following flag(s) is (are) affected by an arithmetic operation?

a.

AC flag Only

b.

CY flag Only

c.

Z flag Only

d.

AC, CY, Z flags

Discuss
Answer: (d).AC, CY, Z flags
Q156.
In 8085 microprocessor the address bus is of .................... bits.

a.

4

b.

8

c.

16

d.

32

Discuss
Answer: (c).16
Q157.
In the architecture of 8085 microprocessor match the following:

List - I
(a) Processing unit
(b) Instruction unit
(c) Storage and Interface unit

List - II
(i) Interrupt
(ii) General purpose Register
(iii) ALU
(iv) Timing and Control
Code :
(a) (b) (c)

a.

(iv) (i) (ii)

b.

(iii) (iv) (ii)

c.

(ii) (iii) (i)

d.

(i) (ii) (iv)

Discuss
Answer: (b).(iii) (iv) (ii)
Q158.
Which of the following addressing mode is best suited to access elements of an array of contiguous memory locations?

a.

Indexed addressing mode

b.

Base Register addressing mode

c.

Relative address mode

d.

Displacement mode

Discuss
Answer: (a).Indexed addressing mode
Q159.
Which of the following is correct statement?

a.

In memory - mapped I/O, the CPU can manipulate I/O data residing in interface registers that are not used to manipulate memory words.

b.

The isolated I/O method isolates memory and I/O addresses so that memory address range is not affected by interface address assignment.

c.

In asynchronous serial transfer of data the two units share a common clock.

d.

In synchronous serial transmission of data the two units have different clocks.

Discuss
Answer: (b).The isolated I/O method isolates memory and I/O addresses so that memory address range is not affected by interface address assignment.
Q160.
A micro-instruction format has micro-ops field which is divided into three subfields F1, F2, F3 each having seven distinct micro-operations, condition field CD for four status bits, branch field BR having four options used in conjunction with address field ADF. The address space is of 128 memory locations. The size of micro-instruction is:

a.

17 bits

b.

20 bits

c.

24 bits

d.

32 bits

Discuss
Answer: (b).20 bits
Page 16 of 16

Suggested Topics

Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!

Wireless and Mobile Communications

Get to grips with modern communication technologies with our Wireless and Mobile...

Compiler Design

Unravel the process of translating source code into executable programs with our...

Management Information Systems

Discover how businesses leverage technology with our Management Information Systems...

Systems Analysis and Design Methods

Get familiar with the process of designing and improving business systems with our...

Neural Networks

Dive into the world of Artificial Intelligence with our Neural Networks MCQs. Uncover...

CSS

Polish your web design skills with our CSS MCQs. Learn about selectors, properties,...

MongoDB

Learn the leading NoSQL database with our MongoDB MCQs. Understand everything from...

Data Warehousing and OLAP

Strengthen your knowledge of Data Warehousing and OLAP with our specialized MCQs....

Object Oriented Programming Using C++

Enhance your programming skills with our MCQs on Object Oriented Programming using...