Question
Where n → no. of tasks
tn → time of completion of each task
k → no. of segments of pipeline
tp → clock cycle time
S → speed up ratio
a.
A
b.
B
c.
C
d.
D
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. The speed up of a pipeline processing over an equivalent non-pipeline processing is defined by the ratio: Where n → no. of tasks tn → time of completion of each task k → no....
Similar Questions
Discover Related MCQs
Q. ................ refers to the discrepancy among a computed, observed or measured value and the true specified or theoretically correct values.
View solution
Q. Which logic family dissipates the minimum power ?
View solution
Q. Which of the following electronic component is not found in IC’s ?
View solution
Q. A given memory chip has 14 address pins and 8 data pins. It has the following number of locations.
View solution
Q. The instruction: MOV CL, [BX] [DI] + 8 represents the ............... addressing mode.
View solution
Q. The power dissipation of a flip-flop is 3 mW. The power dissipation of a digital system with 4 flip-flops is given by
View solution
Q. A binary ripple counter is required to count up to 16383. How many flip-flops are required ?
View solution
Q. Which one of the following is not an addressing mode?
View solution
Q. Computers can have instruction formats with
View solution
Q. Which is not a typical program control instruction?
View solution
Q. Interrupt which arises from illegal or erroneous use of an instruction or data is
View solution
Q. Match the following:
a. TTL i. High component density
b. ECL ii. Low power consumption
c. MOS iii. Evolution of “diodetransistor- logic”
d. CMOS iv. High speed digital circuits
Codes:
a b c d
View solution
Q. The branch logic that provides making capabilities in the control unit is known as
View solution
Q. Cached and interleaved memories are ways of speeding up memory access between CPU’s and slower RAM. Which memory models are best suited (i.e. improves the performance most) for which programs ?
(i) Cached memory is best suited for small loops.
(ii) Interleaved memory is best suited for small loops
(iii) Interleaved memory is best suited for large sequential code.
(iv) Cached memory is best suited for large sequential code.
View solution
Q. Which of the following logic families is well suited for high-speed operations ?
View solution
Q. A complete microcomputer system consists of
View solution
Q. Where does a computer add and compare data ?
View solution
Q. Pipelining strategy is called implement
View solution
Q. The concept of pipelining is most effective in improving performance if the tasks being performed in different stages :
View solution
Q. Identify the addressing modes of below instructions and match them :
(a) ADI (1) Immediate addressing
(b) STA (2) Direct addressing
(c) CMA (3) Implied addressing
(d) SUB (4) Register addressing
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!
