adplus-dvertising

Welcome to the DMA MCQs Page

Dive deep into the fascinating world of DMA with our comprehensive set of Multiple-Choice Questions (MCQs). This page is dedicated to exploring the fundamental concepts and intricacies of DMA, a crucial aspect of Microprocessor. In this section, you will encounter a diverse range of MCQs that cover various aspects of DMA, from the basic principles to advanced topics. Each question is thoughtfully crafted to challenge your knowledge and deepen your understanding of this critical subcategory within Microprocessor.

frame-decoration

Check out the MCQs below to embark on an enriching journey through DMA. Test your knowledge, expand your horizons, and solidify your grasp on this vital area of Microprocessor.

Note: Each MCQ comes with multiple answer choices. Select the most appropriate option and test your understanding of DMA. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

DMA MCQs | Page 4 of 7

Explore more Topics under Microprocessor

Q31.
A certain SRAM has CS = 0 , WE = 0 and OE = 1. In which of the following
modes this SRAM is operating
Discuss
Answer: (b).Write
Discuss
Answer: (c).contents can be erased using ultra violet rays
Q33.
Which microprocessor pins are used to request and acknowledge a DMA transfer?
Discuss
Answer: (c).HOLD and HLDA
Discuss
Answer: (b).Enables all channels
Q35.
The common register(s) for all the four channels of 8257 is
Discuss
Answer: (c).Mode set register and status register
Q36.
The IOW (active low) in its slave mode loads the contents of a data bus to
Discuss
Answer: (d).all of the mentioned
Q37.
To indicate the I/O device that its request for the DMA transfer has been honored by the CPU, the DMA controller pulls
Discuss
Answer: (c).DACK (active low)
Q38.
The number of clock cycles required for an 8257 to complete a transfer is
Discuss
Answer: (b).4
Q39.
The block of 8237 that decodes the various commands given to the 8237 by the CPU is
Discuss
Answer: (b).program command control block
Q40.
The priority between the DMA channels requesting the services can be resolved by
Discuss
Answer: (c).priority block
Page 4 of 7

Suggested Topics

Are you eager to expand your knowledge beyond Microprocessor? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!