adplus-dvertising

Welcome to the Digital Logic Circuits MCQs Page

Dive deep into the fascinating world of Digital Logic Circuits with our comprehensive set of Multiple-Choice Questions (MCQs). This page is dedicated to exploring the fundamental concepts and intricacies of Digital Logic Circuits, a crucial aspect of Computer Architecture. In this section, you will encounter a diverse range of MCQs that cover various aspects of Digital Logic Circuits, from the basic principles to advanced topics. Each question is thoughtfully crafted to challenge your knowledge and deepen your understanding of this critical subcategory within Computer Architecture.

frame-decoration

Check out the MCQs below to embark on an enriching journey through Digital Logic Circuits. Test your knowledge, expand your horizons, and solidify your grasp on this vital area of Computer Architecture.

Note: Each MCQ comes with multiple answer choices. Select the most appropriate option and test your understanding of Digital Logic Circuits. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

Digital Logic Circuits MCQs | Page 6 of 11

Q51.
The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions.
Discuss
Answer: (c).By applying J = 1, K = 1 and using the clock.
Q52.
A weighted resistor digital to analog converter using N bits requires a total of
Discuss
Answer: (a).N precision resistors
Q53.
How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ?
Discuss
Answer: (a).1, 1
Q54.
For JK flipflop J = 0, K=1, the output after clock pulse will be
Discuss
Answer: (c).0
Q55.
Which of following are known as universal gates ?
Discuss
Answer: (a).NAND & NOR
Q56.
Which gate can be used as anti-coincidence detector?
Discuss
Answer: (c).X-OR
Q57.
A circuit in which connections to both AND and OR arrays can be programmed is called
Discuss
Answer: (a).RAM
Q58.
Which logic is known as universal logic?
Discuss
Answer: (b).NAND logic
Q59.
The time for which the D-input of a D-FF must not change after the clock is applied is known as
Discuss
Answer: (a).Hold time
Q60.
Minimum no. of NAND gate required to implement a Ex-OR function is

a.

2

b.

3

c.

4

d.

5

Discuss
Answer: (c).4
Page 6 of 11

Suggested Topics

Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!