adplus-dvertising
frame-decoration

Question

For JK flipflop J = 0, K=1, the output after clock pulse will be

a.

1

b.

no change

c.

0

d.

high impedance

Posted under Computer Architecture

Answer: (c).0

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. For JK flipflop J = 0, K=1, the output after clock pulse will be

Similar Questions

Discover Related MCQs

Q. Which of following are known as universal gates ?

Q. Which gate can be used as anti-coincidence detector?

Q. A circuit in which connections to both AND and OR arrays can be programmed is called

Q. Which logic is known as universal logic?

Q. The time for which the D-input of a D-FF must not change after the clock is applied is known as

Q. Minimum no. of NAND gate required to implement a Ex-OR function is

Q. Which of the following expression is not equivalent to x?

Q. PAL circuit consists of

Q. The circuit used to store one bit of data is known as

Q. Logic X-OR operation of (4ACO)H & (B53F)H results

Q. The circuit converting binary data in to decimal is

Q. A three input NOR gate gives logic high output only when

Q. In order to implement a n variable switching function, a MUX must have

Q. The absorption law in Boolean algebra says that

Q. A latch is constructed using two cross-coupled

Q. Which of the following is the most powerful parser?

Q. A full-subtractor is a combinational circuit that performs ______subtraction.

Q. Logic High at the output is treated as gate ________.

Q. In digital electronics, the ‘ON’ state is often represented by

Q. The basic logic gates are NOT, AND and