adplus-dvertising

Welcome to the Computer Architecture MCQs Page

Dive deep into the fascinating world of Computer Architecture with our comprehensive set of Multiple-Choice Questions (MCQs). This page is dedicated to exploring the fundamental concepts and intricacies of Computer Architecture, a crucial aspect of GATE CSE Exam. In this section, you will encounter a diverse range of MCQs that cover various aspects of Computer Architecture, from the basic principles to advanced topics. Each question is thoughtfully crafted to challenge your knowledge and deepen your understanding of this critical subcategory within GATE CSE Exam.

frame-decoration

Check out the MCQs below to embark on an enriching journey through Computer Architecture. Test your knowledge, expand your horizons, and solidify your grasp on this vital area of GATE CSE Exam.

Note: Each MCQ comes with multiple answer choices. Select the most appropriate option and test your understanding of Computer Architecture. You can click on an option to test your knowledge before viewing the solution for a MCQ. Happy learning!

Computer Architecture MCQs | Page 15 of 20

Q141.
In a two-level memory hierarchy, the access time of the memory is 12 nanoseconds and the access time of the main memory is 1.5 microseconds. The hit ratio is 0.98. What is the average access time of the two-level memory system?
Discuss
Answer: (d).76n sec
Q142.
Consider the following organization of main memory and cache memory.

Main memory: 64k ×16
Cache memory: 256 × 16

Memory is word addressable and block size of 8 words. Determine the size of tag field if the direct mapping is used for transforming data from main memory to cache memory.
Discuss
Answer: (d).8 bits
Q143.
A computer system has 4k – word cache organized in a block – set-associative manner, with 4 blocks per set, 64 words per block, memory is word addressable. The number of bits in the SET and WORD fields of the main memory address format is
Discuss
Answer: (d).4, 6
Q144.
Booth's coding in 8 bits for the decimal number −57 is:
Discuss
Answer: (b).0 – 100 + 100 – 1
Q145.
Consider the following circuit. Which one of the following is true?
Discuss
Answer: (c).f is independent of Z
Q146.
Identify which of the following prime implicant is not valid?
Discuss
Answer: (b).A'BD
Q147.
The following truth table represents the Boolean function
Discuss
Answer: (a).X
Q148.
What is the minimum number of 2 – input NAND gates are required for realizing the following function?

a.

3

b.

4

c.

5

d.

6

Discuss
Answer: (c).5
Q149.
Consider the following circuit composed of XOR gates and non-inverting buffers.

The non-inverting buffers have delays δ₁=2ns and δ₂=4ns as shown in the figure. Both XOR gates and all wires have zero delays. Assume that all gate inputs, outputs, and wires are stable at logic level 0 at time 0. If the following waveform is applied at input A, how many transition(s) (change of logic levels) occur(s) at B during the interval from 0 to 10 ns?

a.

1

b.

2

c.

3

d.

4

Discuss
Answer: (d).4
Q150.
Consider the following circuit. Except the Buffers, no gate and no connecting lead is having the delay and All inputs and outputs of gates are zero initially. Consider the timining diagram X has made. How many changes does Y undergone?

a.

2

b.

3

c.

4

d.

5

Discuss
Answer: (c).4

Suggested Topics

Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!