adplus-dvertising
frame-decoration

Question

Among the four groups of register banks, the number of groups that can be accessed at a time is

a.

1

b.

2

c.

3

d.

all the four

Posted under Microprocessor

Answer: (a).1

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Among the four groups of register banks, the number of groups that can be accessed at a time is

Similar Questions

Discover Related MCQs

Q. The number of 8-bit registers that a register bank contain is

Q. If RS1=1, RS0=0, then the register bank selected is

Q. If RS1=1, RS0=1, then the register bank selected is

Q. The PCON register consists of

Q. The on-chip oscillator is stopped in

Q. In idle mode, the device that is disabled is

Q. The only way to terminate the power down mode is to

Q. The idle mode can be terminated by

Q. Which of the following is an external interrupt?

Q. The interrupts, INT0(active low) and INT1(active low) are processed internally by flags

Q. The flags IE0 and IE1, are automatically cleared after the control is transferred to respective vector if the interrupt is

Q. If the external interrupt sources control the flags IE0 and IE1, then the interrupt programmed is

Q. The pulses at T0 or T1 pin are counted in

Q. In timer mode, the oscillator clock is divided by a prescalar

Q. The serial port interrupt is generated if

Q. In serial port interrupt, after the control is transferred to the interrupt service routine, the flag that is cleared is

Q. The atleast number of machine cycles for which the external interrupts that are programmed level-sensitive should remain high is

Q. If the external interrupts are programmed edge sensitive, then they should remain high for atleast

Q. The timer generates an interrupt, if the count value reaches to

Q. The external interrupt that has the lowest priority among the following is