adplus-dvertising
frame-decoration

Question

If the external interrupts are programmed edge sensitive, then they should remain high for atleast

a.

0 machine cycle

b.

2 machine cycles

c.

1 machine cycle

d.

3 machine cycles

Posted under Microprocessor

Answer: (c).1 machine cycle

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. If the external interrupts are programmed edge sensitive, then they should remain high for atleast

Similar Questions

Discover Related MCQs

Q. The timer generates an interrupt, if the count value reaches to

Q. The external interrupt that has the lowest priority among the following is

Q. Among the five interrupts generated by 8051, the lowest priority is given to the interrupt

Q. Among the five interrupts generated by 8051, the highest priority is given to the interrupt

Q. All the interrupts are enabled using a special function register called

Q. The number of bytes stored on the stack during one operation of PUSH or POP is

Q. The step involved in PUSH operation is

Q. The step involved in POP operation is

Q. The 8051 stack is

Q. After reset, the stack pointer(SP) is initialized to the address of

Q. The address register for storing the 8-bit addresses can be

Q. The instruction, ADD A, R7 is an example of

Q. The instruction, ADD A, #100 performs

Q. In which of these addressing modes, a constant is specified in the instruction, after the opcode byte?

Q. The only memory which can be accessed using indexed addressing mode is

Q. The data address of look-up table is found by adding the contents of

Q. Which of the following is not an instruction of 8051 instructions?

Q. The logical instruction that affects the carry flag during its execution is

Q. In logical instructions, the immediate data can be an operand for

Q. If the most significant bit of relative address byte is 1, then the short jump instruction is