adplus-dvertising
frame-decoration

Question

The PCON register consists of

a.

power mode bit

b.

power idle bit

c.

power ideal bit

d.

power down bit and idle bit

Posted under Microprocessor

Answer: (d).power down bit and idle bit

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The PCON register consists of

Similar Questions

Discover Related MCQs

Q. The on-chip oscillator is stopped in

Q. In idle mode, the device that is disabled is

Q. The only way to terminate the power down mode is to

Q. The idle mode can be terminated by

Q. Which of the following is an external interrupt?

Q. The interrupts, INT0(active low) and INT1(active low) are processed internally by flags

Q. The flags IE0 and IE1, are automatically cleared after the control is transferred to respective vector if the interrupt is

Q. If the external interrupt sources control the flags IE0 and IE1, then the interrupt programmed is

Q. The pulses at T0 or T1 pin are counted in

Q. In timer mode, the oscillator clock is divided by a prescalar

Q. The serial port interrupt is generated if

Q. In serial port interrupt, after the control is transferred to the interrupt service routine, the flag that is cleared is

Q. The atleast number of machine cycles for which the external interrupts that are programmed level-sensitive should remain high is

Q. If the external interrupts are programmed edge sensitive, then they should remain high for atleast

Q. The timer generates an interrupt, if the count value reaches to

Q. The external interrupt that has the lowest priority among the following is

Q. Among the five interrupts generated by 8051, the lowest priority is given to the interrupt

Q. Among the five interrupts generated by 8051, the highest priority is given to the interrupt

Q. All the interrupts are enabled using a special function register called

Q. The number of bytes stored on the stack during one operation of PUSH or POP is