adplus-dvertising
frame-decoration

Question

The pulses at T0 or T1 pin are counted in

a.

timer mode

b.

counter mode

c.

idle mode

d.

power down mode

Posted under Microprocessor

Answer: (b).counter mode

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The pulses at T0 or T1 pin are counted in

Similar Questions

Discover Related MCQs

Q. In timer mode, the oscillator clock is divided by a prescalar

Q. The serial port interrupt is generated if

Q. In serial port interrupt, after the control is transferred to the interrupt service routine, the flag that is cleared is

Q. The atleast number of machine cycles for which the external interrupts that are programmed level-sensitive should remain high is

Q. If the external interrupts are programmed edge sensitive, then they should remain high for atleast

Q. The timer generates an interrupt, if the count value reaches to

Q. The external interrupt that has the lowest priority among the following is

Q. Among the five interrupts generated by 8051, the lowest priority is given to the interrupt

Q. Among the five interrupts generated by 8051, the highest priority is given to the interrupt

Q. All the interrupts are enabled using a special function register called

Q. The number of bytes stored on the stack during one operation of PUSH or POP is

Q. The step involved in PUSH operation is

Q. The step involved in POP operation is

Q. The 8051 stack is

Q. After reset, the stack pointer(SP) is initialized to the address of

Q. The address register for storing the 8-bit addresses can be

Q. The instruction, ADD A, R7 is an example of

Q. The instruction, ADD A, #100 performs

Q. In which of these addressing modes, a constant is specified in the instruction, after the opcode byte?

Q. The only memory which can be accessed using indexed addressing mode is