adplus-dvertising
frame-decoration

Question

Which of the following is the highest priority usage among them?

a.

second transfer cycle of a processor extension data transfer

b.

third transfer cycle of a processor extension data transfer

c.

hold request

d.

second byte transfer of 2-byte transfer at an odd address

Posted under Microprocessor

Answer: (d).second byte transfer of 2-byte transfer at an odd address

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which of the following is the highest priority usage among them?

Similar Questions

Discover Related MCQs

Q. The highest priority usage than any other usage is

Q. The lowest priority usage among the following is

Q. As a response to the valid bus hold request, the bus is pushed into

Q. The bus arbiter relinquishes

Q. A valid HOLD request is ascertained only after the completion of

Q. The master PIC 8259A decides which of its slave interrupt controllers is to return the vector address, as a response of

Q. The slave (which is selected) sends the vector on data bus after the

Q. The signal of 82C288, that enables the cascade address drivers, during INTA cycles is

Q. The LOCK (active low) signal is activated during

Q. The number of idle states (Ti), that is allowed between two INTA cycles, to meet the 8259A speed and cascade address output delay is

Q. In which of these modes, the immediate operand is included in the instruction itself?

Q. In register address mode, the operand is stored in

Q. In which of the following addressing mode, the offset is obtained by adding displacement and contents of one of the base registers?

Q. In which of the following addressing mode, the offset is obtained by adding displacement, with the contents of SI?

Q. The address of a location of the operand is calculated by adding the contents of any of the base registers, with the contents of any of index registers in

Q. Which of the following is not a data type of 80286?

Q. The representation of 8-bit or 16-bit signed binary operands using 2’s complement is a data type of

Q. The instruction that pushes the general purpose registers, pointer and index registers on to the stack is

Q. While executing the PUSH*A instruction, the stack pointer is decremented by

Q. The statement that is true for the instruction POP*A is