Q. The signal of 82C288, that enables the cascade address drivers, during INTA cycles is

View solution

Q. The LOCK (active low) signal is activated during

View solution

Q. The number of idle states (Ti), that is allowed between two INTA cycles, to meet the 8259A speed and cascade address output delay is

View solution

Q. In which of these modes, the immediate operand is included in the instruction itself?

View solution

Q. In register address mode, the operand is stored in

View solution

Q. In which of the following addressing mode, the offset is obtained by adding displacement and contents of one of the base registers?

View solution

Q. In which of the following addressing mode, the offset is obtained by adding displacement, with the contents of SI?

View solution

Q. The address of a location of the operand is calculated by adding the contents of any of the base registers, with the contents of any of index registers in

View solution

Q. Which of the following is not a data type of 80286?

View solution

Q. The representation of 8-bit or 16-bit signed binary operands using 2’s complement is a data type of

View solution

Q. The instruction that pushes the general purpose registers, pointer and index registers on to the stack is

View solution

Q. While executing the PUSH*A instruction, the stack pointer is decremented by

View solution

Q. The statement that is true for the instruction POP*A is

View solution

Q. The instruction that multiplies the content of AL with a signed immediate operand is

View solution

Q. The instruction that represents the ‘rotate source, count’ is

View solution

Q. In ‘Rotate source, count’ instructions, if the CF is equal to MSB of operand (source) then

View solution

Q. The instruction that affects the flags is

View solution

Q. A general protection exception is generated, if the value of

View solution

Q. While executing the instruction, OUTSW, the SI is incremented by

View solution

Q. The instruction that is used to exit the procedure is

View solution