adplus-dvertising
frame-decoration

Question

The number of idle states (Ti), that is allowed between two INTA cycles, to meet the 8259A speed and cascade address output delay is

a.

1

b.

2

c.

3

d.

4

Posted under Microprocessor

Answer: (c).3

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The number of idle states (Ti), that is allowed between two INTA cycles, to meet the 8259A speed and cascade address output delay is

Similar Questions

Discover Related MCQs

Q. In which of these modes, the immediate operand is included in the instruction itself?

Q. In register address mode, the operand is stored in

Q. In which of the following addressing mode, the offset is obtained by adding displacement and contents of one of the base registers?

Q. In which of the following addressing mode, the offset is obtained by adding displacement, with the contents of SI?

Q. The address of a location of the operand is calculated by adding the contents of any of the base registers, with the contents of any of index registers in

Q. Which of the following is not a data type of 80286?

Q. The representation of 8-bit or 16-bit signed binary operands using 2’s complement is a data type of

Q. The instruction that pushes the general purpose registers, pointer and index registers on to the stack is

Q. While executing the PUSH*A instruction, the stack pointer is decremented by

Q. The statement that is true for the instruction POP*A is

Q. The instruction that multiplies the content of AL with a signed immediate operand is

Q. The instruction that represents the ‘rotate source, count’ is

Q. In ‘Rotate source, count’ instructions, if the CF is equal to MSB of operand (source) then

Q. The instruction that affects the flags is

Q. A general protection exception is generated, if the value of

Q. While executing the instruction, OUTSW, the SI is incremented by

Q. The instruction that is used to exit the procedure is

Q. The instruction that determines the number of bytes, to be copied into the new stack frame, from the previous stack is

Q. The instruction that is used to check whether a signed array offset is within the limit, defined for it by the starting and ending index is

Q. The CLTS (Clear Task Switch Flag) instruction records every execution of WAIT and ESC and is trapped if the flag(s)