Question

The LOCK (active low) signal is activated during

a.

Ti of first INTA cycle

b.

Ts of first INTA cycle

c.

Th of second INTA cycle

d.

Ts of second INTA cycle

Posted under Microprocessor

Answer: (b).Ts of first INTA cycle

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The LOCK (active low) signal is activated during

Add Comment

Similar Questions

Discover Related MCQs

Q. The number of idle states (Ti), that is allowed between two INTA cycles, to meet the 8259A speed and cascade address output delay is

View solution

Q. In which of these modes, the immediate operand is included in the instruction itself?

View solution

Q. In register address mode, the operand is stored in

View solution

Q. In which of the following addressing mode, the offset is obtained by adding displacement and contents of one of the base registers?

View solution

Q. In which of the following addressing mode, the offset is obtained by adding displacement, with the contents of SI?

View solution

Q. The address of a location of the operand is calculated by adding the contents of any of the base registers, with the contents of any of index registers in

View solution

Q. Which of the following is not a data type of 80286?

View solution

Q. The representation of 8-bit or 16-bit signed binary operands using 2’s complement is a data type of

View solution

Q. The instruction that pushes the general purpose registers, pointer and index registers on to the stack is

View solution

Q. While executing the PUSH*A instruction, the stack pointer is decremented by

View solution

Q. The statement that is true for the instruction POP*A is

View solution

Q. The instruction that multiplies the content of AL with a signed immediate operand is

View solution

Q. The instruction that represents the ‘rotate source, count’ is

View solution

Q. In ‘Rotate source, count’ instructions, if the CF is equal to MSB of operand (source) then

View solution

Q. The instruction that affects the flags is

View solution

Q. A general protection exception is generated, if the value of

View solution

Q. While executing the instruction, OUTSW, the SI is incremented by

View solution

Q. The instruction that is used to exit the procedure is

View solution

Q. The instruction that determines the number of bytes, to be copied into the new stack frame, from the previous stack is

View solution

Q. The instruction that is used to check whether a signed array offset is within the limit, defined for it by the starting and ending index is

View solution

View All MCQs on Microprocessor

Suggested Topics

Are you eager to expand your knowledge beyond Microprocessor? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!

Software Architecture and Design

Get a strong hold on the blueprint of software systems with our Software Architecture...

Digital Communication

Master the basics of electronic communication with our Digital Communication MCQs....

MATLAB

Hone your computational mathematics skills with our MATLAB MCQs. Understand...

R Programming

Unleash the power of statistical computing with our R Programming MCQs. Topics cover...

Java Programming

Level up your coding skills with our Java Programming MCQs. From object-oriented...

Microprocessor

Understand the heart of your computer with our Microprocessor MCQs. Topics include...

CSS

Polish your web design skills with our CSS MCQs. Learn about selectors, properties,...

Cyber Security

Understand the fundamentals of safeguarding digital assets with our Cyber Security...

Computer Graphics

Step into the visual side of computing with our Computer Graphics MCQs. Cover topics...