Question
a.
8-bit general purpose register
b.
16-bit general purpose register
c.
si or di
d.
all of the mentioned
Posted under Microprocessor
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. In register address mode, the operand is stored in
Similar Questions
Discover Related MCQs
Q. In which of the following addressing mode, the offset is obtained by adding displacement and contents of one of the base registers?
View solution
Q. In which of the following addressing mode, the offset is obtained by adding displacement, with the contents of SI?
View solution
Q. The address of a location of the operand is calculated by adding the contents of any of the base registers, with the contents of any of index registers in
View solution
Q. Which of the following is not a data type of 80286?
View solution
Q. The representation of 8-bit or 16-bit signed binary operands using 2’s complement is a data type of
View solution
Q. The instruction that pushes the general purpose registers, pointer and index registers on to the stack is
View solution
Q. While executing the PUSH*A instruction, the stack pointer is decremented by
View solution
Q. The statement that is true for the instruction POP*A is
View solution
Q. The instruction that multiplies the content of AL with a signed immediate operand is
View solution
Q. The instruction that represents the ‘rotate source, count’ is
View solution
Q. In ‘Rotate source, count’ instructions, if the CF is equal to MSB of operand (source) then
View solution
Q. The instruction that affects the flags is
View solution
Q. A general protection exception is generated, if the value of
View solution
Q. While executing the instruction, OUTSW, the SI is incremented by
View solution
Q. The instruction that is used to exit the procedure is
View solution
Q. The instruction that determines the number of bytes, to be copied into the new stack frame, from the previous stack is
View solution
Q. The instruction that is used to check whether a signed array offset is within the limit, defined for it by the starting and ending index is
View solution
Q. The CLTS (Clear Task Switch Flag) instruction records every execution of WAIT and ESC and is trapped if the flag(s)
View solution
Q. The instruction that determines whether the segment pointed to, by a 16-bit register, can be accessed from the current privilege level is
View solution
Q. The instruction that loads 6 bytes from a memory block, pointed to by the effective address of the operand, into global descriptor table register is
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Microprocessor? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!