Q. In most of the cases, the method used for decoding that may be used to minimise the required hardware is

View solution

Q. To obtain 16-bit data bus width, the two 4K*8 chips of RAM and ROM are arranged in

View solution

Q. If (address line) Ao=0 then, the status of address and memory are

View solution

Q. If at a time Ao and BHE(active low) both are zero then, the chip(s) selected will be

View solution

Q. The advantage of dynamic RAM is

View solution

Q. Whenever a large memory is required in a microcomputer system, the memory subsystem is generally designed using

View solution

Q. If a typical static RAM cell requires 6 transistors then corresponding dynamic RAM requires

View solution

Q. To store the charge as a representation of data, the basic dynamic RAM cell uses

View solution

Q. The process of refreshing the data in the RAM to reduce the possibility of data loss is known as

View solution

Q. The field in which dynamic RAM is more complicated than static RAM is

View solution

Q. Memory refresh activity is

View solution

Q. The number of memory chips that are enabled at a time for refresh activity is

View solution

Q. A timer that derives pulse for refreshing action or time for which a dynamic RAM cell can hold data charge level practically constant is

View solution

Q. If ‘n’ denotes the number of rows that are to be refreshed in a single refresh interval, ‘td’ denotes the range of time it may take then, refresh time (tr) can be defined as

View solution

Q. The device that enables the microprocessor to read data from the external devices is

View solution

Q. The example of output device is

View solution

Q. The input and output operations are respectively similar to the operations,

View solution

Q. The operation, IOWR (active low) performs

View solution

Q. The latch or IC 74LS373 acts as

View solution

Q. While performing read operation, one must take care that much current should not be

View solution