adplus-dvertising
frame-decoration

Question

If a typical static RAM cell requires 6 transistors then corresponding dynamic RAM requires

a.

1 transistor along with capacitance

b.

2 transistors along with resistance

c.

3 transistors along with diode

d.

2 transistors along with capacitance

Posted under Microprocessor

Answer: (a).1 transistor along with capacitance

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. If a typical static RAM cell requires 6 transistors then corresponding dynamic RAM requires

Similar Questions

Discover Related MCQs

Q. To store the charge as a representation of data, the basic dynamic RAM cell uses

Q. The process of refreshing the data in the RAM to reduce the possibility of data loss is known as

Q. The field in which dynamic RAM is more complicated than static RAM is

Q. Memory refresh activity is

Q. The number of memory chips that are enabled at a time for refresh activity is

Q. A timer that derives pulse for refreshing action or time for which a dynamic RAM cell can hold data charge level practically constant is

Q. If ‘n’ denotes the number of rows that are to be refreshed in a single refresh interval, ‘td’ denotes the range of time it may take then, refresh time (tr) can be defined as

Q. The device that enables the microprocessor to read data from the external devices is

Q. The example of output device is

Q. The input and output operations are respectively similar to the operations,

Q. The operation, IOWR (active low) performs

Q. The latch or IC 74LS373 acts as

Q. While performing read operation, one must take care that much current should not be

Q. To avoid loading during read operation, the device used is

Q. The chip 74LS245 is

Q. In 74LS245, if DIR is 1, then the direction is from

Q. In memory-mapped scheme, the devices are viewed as

Q. Programmable peripheral input-output port is another name for

Q. Port C of 8255 can function independently as

Q. All the functions of the ports of 8255 are achieved by programming the bits of an internal register called