Q. The cache with special address translation, is referred to as a

View solution

Q. Fetching the words in simple order, but as the requested block word arrives, send it towards the processor, is known as

View solution

Q. The index of instruction cache is

View solution

Q. For paying an extra level of indirection for each memory access, the Virtual machine monitor maintains a

View solution

Q. Storing the arrays as row by row order, is referred to as

View solution

Q. Two processors running one is user process, other is operating system process, the latter is called

View solution

Q. The software that supports Virtual machines, is called a

View solution

Q. Average memory access time can be calculated as

View solution

Q. The circuit's dynamic nature is:

View solution

Q. An approach which does not change registers' and memory's content, and its not causing virtually memory's faults, is known as

View solution

Q. Dual inline memory modules (DIMMs) typically contains

View solution

Q. If the L2 cache is missed and the L3 cache is accessed. For a 4-core i7, which is having 8MB L3, the index size will be

View solution

Q. Blocking optimization is used to improve temporal locality, for reduce

View solution

Q. A direct-mapped cache has only 1 block/set and a

View solution

Q. GDRAMs or GSDRAMs are known as Dynamic DRAMs, also called

View solution

Q. 1000 MIPS processor for running programs successfully must have at-least

View solution

Q. An architecture, allowing the Virtual machines for executing directly on the hardware , deserves the title

View solution

Q. Advanced cache optimization has been divided into

View solution

Q. The instruction miss which is serviced by the main memory, has total latency, approximately of

View solution

Q. For estimating the accessing time and energy consumption of cache structure on CMOS microprocessors, the program used is

View solution