Question
a.
2Index= Cache size- Block size
b.
2Index= Cache size/ Block size + Set associativity
c.
2Index= Cache size+ Block size
d.
2Index= Cache size/ Block size
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. The index of instruction cache is
Similar Questions
Discover Related MCQs
Q. For paying an extra level of indirection for each memory access, the Virtual machine monitor maintains a
View solution
Q. Storing the arrays as row by row order, is referred to as
View solution
Q. Two processors running one is user process, other is operating system process, the latter is called
View solution
Q. The software that supports Virtual machines, is called a
View solution
Q. Average memory access time can be calculated as
View solution
Q. The circuit's dynamic nature is:
View solution
Q. An approach which does not change registers' and memory's content, and its not causing virtually memory's faults, is known as
View solution
Q. Dual inline memory modules (DIMMs) typically contains
View solution
Q. If the L2 cache is missed and the L3 cache is accessed. For a 4-core i7, which is having 8MB L3, the index size will be
View solution
Q. Blocking optimization is used to improve temporal locality, for reduce
View solution
Q. A direct-mapped cache has only 1 block/set and a
View solution
Q. GDRAMs or GSDRAMs are known as Dynamic DRAMs, also called
View solution
Q. 1000 MIPS processor for running programs successfully must have at-least
View solution
Q. An architecture, allowing the Virtual machines for executing directly on the hardware , deserves the title
View solution
Q. Advanced cache optimization has been divided into
View solution
Q. The instruction miss which is serviced by the main memory, has total latency, approximately of
View solution
Q. For estimating the accessing time and energy consumption of cache structure on CMOS microprocessors, the program used is
View solution
Q. A reliable high-end processor: the Intel Core i7 has capability of generating two data memory references per core at every clock cycle; with 4 cores and a 3.2 GHz clock-rate, the data memory generated by i7 is,
View solution
Q. Time for replacing the block from memory, is referred to as
View solution
Q. For translating the virtual address, from the micro-processor to a physical-address for accessing memory, the memory used in this task is
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!