Question
a.
Hit miss
b.
Misses
c.
Hit rate
d.
Cache misses
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. Blocking optimization is used to improve temporal locality, for reduce
Similar Questions
Discover Related MCQs
Q. A direct-mapped cache has only 1 block/set and a
View solution
Q. GDRAMs or GSDRAMs are known as Dynamic DRAMs, also called
View solution
Q. 1000 MIPS processor for running programs successfully must have at-least
View solution
Q. An architecture, allowing the Virtual machines for executing directly on the hardware , deserves the title
View solution
Q. Advanced cache optimization has been divided into
View solution
Q. The instruction miss which is serviced by the main memory, has total latency, approximately of
View solution
Q. For estimating the accessing time and energy consumption of cache structure on CMOS microprocessors, the program used is
View solution
Q. A reliable high-end processor: the Intel Core i7 has capability of generating two data memory references per core at every clock cycle; with 4 cores and a 3.2 GHz clock-rate, the data memory generated by i7 is,
View solution
Q. Time for replacing the block from memory, is referred to as
View solution
Q. For translating the virtual address, from the micro-processor to a physical-address for accessing memory, the memory used in this task is
View solution
Q. The letters of SRAM, stands for
View solution
Q. Virtual machines provide an abstraction that is used for running the complete software stack, this stated abstraction is known as
View solution
Q. The time when a read instruction is requested and when the desired instruction arrives, is referred to as
View solution
Q. A processor for going from a user mode to a supervisor mode, needs
View solution
Q. A mapping that works well for spreading the block addresses sequentially all across the banks, are called
View solution
Q. For completing the programmer's desire for unlimited quick memory, suggested economical solution was
View solution
Q. Combination of instruction cycle and execution cycle is known as
View solution
Q. CPU performance is often measured in
View solution
Q. Cells of computer memory are organized into a group of
View solution
Q. Memory of computer which is used to speed up the computer processing is
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!