Q. Average memory access time can be calculated as

View solution

Q. The circuit's dynamic nature is:

View solution

Q. An approach which does not change registers' and memory's content, and its not causing virtually memory's faults, is known as

View solution

Q. Dual inline memory modules (DIMMs) typically contains

View solution

Q. If the L2 cache is missed and the L3 cache is accessed. For a 4-core i7, which is having 8MB L3, the index size will be

View solution

Q. Blocking optimization is used to improve temporal locality, for reduce

View solution

Q. A direct-mapped cache has only 1 block/set and a

View solution

Q. GDRAMs or GSDRAMs are known as Dynamic DRAMs, also called

View solution

Q. 1000 MIPS processor for running programs successfully must have at-least

View solution

Q. An architecture, allowing the Virtual machines for executing directly on the hardware , deserves the title

View solution

Q. Advanced cache optimization has been divided into

View solution

Q. The instruction miss which is serviced by the main memory, has total latency, approximately of

View solution

Q. For estimating the accessing time and energy consumption of cache structure on CMOS microprocessors, the program used is

View solution

Q. A reliable high-end processor: the Intel Core i7 has capability of generating two data memory references per core at every clock cycle; with 4 cores and a 3.2 GHz clock-rate, the data memory generated by i7 is,

View solution

Q. Time for replacing the block from memory, is referred to as

View solution

Q. For translating the virtual address, from the micro-processor to a physical-address for accessing memory, the memory used in this task is

View solution

Q. The letters of SRAM, stands for

View solution

Q. Virtual machines provide an abstraction that is used for running the complete software stack, this stated abstraction is known as

View solution

Q. The time when a read instruction is requested and when the desired instruction arrives, is referred to as

View solution

Q. A processor for going from a user mode to a supervisor mode, needs

View solution