adplus-dvertising
frame-decoration

Question

If the L2 cache is missed and the L3 cache is accessed. For a 4-core i7, which is having 8MB L3, the index size will be

a.

2^9

b.

2^13

c.

2^15

d.

2^17

Posted under Computer Architecture

Answer: (b).2^13

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. If the L2 cache is missed and the L3 cache is accessed. For a 4-core i7, which is having 8MB L3, the index size will be

Similar Questions

Discover Related MCQs

Q. Blocking optimization is used to improve temporal locality, for reduce

Q. A direct-mapped cache has only 1 block/set and a

Q. GDRAMs or GSDRAMs are known as Dynamic DRAMs, also called

Q. 1000 MIPS processor for running programs successfully must have at-least

Q. An architecture, allowing the Virtual machines for executing directly on the hardware , deserves the title

Q. Advanced cache optimization has been divided into

Q. The instruction miss which is serviced by the main memory, has total latency, approximately of

Q. For estimating the accessing time and energy consumption of cache structure on CMOS microprocessors, the program used is

Q. A reliable high-end processor: the Intel Core i7 has capability of generating two data memory references per core at every clock cycle; with 4 cores and a 3.2 GHz clock-rate, the data memory generated by i7 is,

Q. Time for replacing the block from memory, is referred to as

Q. For translating the virtual address, from the micro-processor to a physical-address for accessing memory, the memory used in this task is

Q. The letters of SRAM, stands for

Q. Virtual machines provide an abstraction that is used for running the complete software stack, this stated abstraction is known as

Q. The time when a read instruction is requested and when the desired instruction arrives, is referred to as

Q. A processor for going from a user mode to a supervisor mode, needs

Q. A mapping that works well for spreading the block addresses sequentially all across the banks, are called

Q. For completing the programmer's desire for unlimited quick memory, suggested economical solution was

Q. Combination of instruction cycle and execution cycle is known as

Q. CPU performance is often measured in

Q. Cells of computer memory are organized into a group of