adplus-dvertising
frame-decoration

Question

The Cortex-A8 known as configurable core, which supports the computer instruction set architecture of

a.

ARMv6

b.

ARMv7

c.

ARMv8

d.

ARMv9

Posted under Computer Architecture

Answer: (b).ARMv7

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The Cortex-A8 known as configurable core, which supports the computer instruction set architecture of

Similar Questions

Discover Related MCQs

Q. One-half of the address is first sent during the

Q. Switching from one process to another. This swapping is called a

Q. The very owns way for reducing capacity misses, is to increase

Q. Cache not able of containing the entire blocks needed while execution of a program, is known as

Q. When cache having size 32k, block-size 64 and set the associativity 4, will have cache index of

Q. The cache with special address translation, is referred to as a

Q. Fetching the words in simple order, but as the requested block word arrives, send it towards the processor, is known as

Q. The index of instruction cache is

Q. For paying an extra level of indirection for each memory access, the Virtual machine monitor maintains a

Q. Storing the arrays as row by row order, is referred to as

Q. Two processors running one is user process, other is operating system process, the latter is called

Q. The software that supports Virtual machines, is called a

Q. Average memory access time can be calculated as

Q. The circuit's dynamic nature is:

Q. An approach which does not change registers' and memory's content, and its not causing virtually memory's faults, is known as

Q. Dual inline memory modules (DIMMs) typically contains

Q. If the L2 cache is missed and the L3 cache is accessed. For a 4-core i7, which is having 8MB L3, the index size will be

Q. Blocking optimization is used to improve temporal locality, for reduce

Q. A direct-mapped cache has only 1 block/set and a

Q. GDRAMs or GSDRAMs are known as Dynamic DRAMs, also called