Q. Scheme having set, in the cache as a group of blocks, is known as

View solution

Q. Flash memories have limited number of the block's write cycles, these cycles must be at least

View solution

Q. The Cortex-A8 known as configurable core, which supports the computer instruction set architecture of

View solution

Q. One-half of the address is first sent during the

View solution

Q. Switching from one process to another. This swapping is called a

View solution

Q. The very owns way for reducing capacity misses, is to increase

View solution

Q. Cache not able of containing the entire blocks needed while execution of a program, is known as

View solution

Q. When cache having size 32k, block-size 64 and set the associativity 4, will have cache index of

View solution

Q. The cache with special address translation, is referred to as a

View solution

Q. Fetching the words in simple order, but as the requested block word arrives, send it towards the processor, is known as

View solution

Q. The index of instruction cache is

View solution

Q. For paying an extra level of indirection for each memory access, the Virtual machine monitor maintains a

View solution

Q. Storing the arrays as row by row order, is referred to as

View solution

Q. Two processors running one is user process, other is operating system process, the latter is called

View solution

Q. The software that supports Virtual machines, is called a

View solution

Q. Average memory access time can be calculated as

View solution

Q. The circuit's dynamic nature is:

View solution

Q. An approach which does not change registers' and memory's content, and its not causing virtually memory's faults, is known as

View solution

Q. Dual inline memory modules (DIMMs) typically contains

View solution

Q. If the L2 cache is missed and the L3 cache is accessed. For a 4-core i7, which is having 8MB L3, the index size will be

View solution