adplus-dvertising
frame-decoration

Question

A situation in which the same object is being accessed by two addresses, is referred to as

a.

Aliasing

b.

Hit miss

c.

Valid data

d.

Page miss

Answer: (a).Aliasing

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. A situation in which the same object is being accessed by two addresses, is referred to as

Similar Questions

Discover Related MCQs

Q. Hit-rate of the processor is the memory fraction, found in

Q. Kernel mode in which the operating system's programs run is also known as

Q. Total bits for a direct-mapped cache with data of 16 KB and blocks of 4-word, assuming a 32-bit address are

Q. The address location in the main memory, is referred to as

Q. Blocks to be placed at the upper level of the hierarchy scheme used, is from direct memory to

Q. Cache level L2's write policy of the Intel Pentium P4, is characterized as

Q. The subtraction of hit rate (1-hit rate) is known as

Q. If an item is referenced once, then it again be referenced soon; given statement is stated by

Q. Scheme having set, in the cache as a group of blocks, is known as

Q. Flash memories have limited number of the block's write cycles, these cycles must be at least

Q. The Cortex-A8 known as configurable core, which supports the computer instruction set architecture of

Q. One-half of the address is first sent during the

Q. Switching from one process to another. This swapping is called a

Q. The very owns way for reducing capacity misses, is to increase

Q. Cache not able of containing the entire blocks needed while execution of a program, is known as

Q. When cache having size 32k, block-size 64 and set the associativity 4, will have cache index of

Q. The cache with special address translation, is referred to as a

Q. Fetching the words in simple order, but as the requested block word arrives, send it towards the processor, is known as

Q. The index of instruction cache is

Q. For paying an extra level of indirection for each memory access, the Virtual machine monitor maintains a