adplus-dvertising
frame-decoration

Question

In the absolute addressing mode

a.

the operand is inside the instruction

b.

the address of the operand is inside the instruction

c.

the register containing address of the operand is specified inside the instruction

d.

the location of the operand is implicit

Answer: (b).the address of the operand is inside the instruction

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. In the absolute addressing mode

Similar Questions

Discover Related MCQs

Q. What are the states of the Auxiliary Carry (AC) and Carry Flag (dCY) after executing the following 8085 program?

MVI L, 5DH
MVI L, 6BH
MOV A, H
ADD L

Q. The performance of a pipelined processor suffers if

Q. Horizontal microprogramming :

Q. Assuming all numbers are in 2's complement representation, which of the following numbers is divisible by 11111011?

Q. For a pipelined CPU with a single ALU, consider the following situations

1. The j + 1-st instruction uses the result of the j-th instruction
as an operand
2. The execution of a conditional jump instruction
3. The j-th and j + 1-st instructions require the ALU at the same
time

Which of the above can cause a hazard ?

Q. Consider the grammar rule E → E1 - E2 for arith­metic expressions. The code generated is targeted to a CPU having a single user register. The sub­traction operation requires the first operand to be in the register. If E1 and E2 do not have any com­mon sub expression, in order to get the shortest possible code

Q. If 73x (in base-x number system) is equal to 54y (in base-y number system), the possible values of x and y are

Q. Which of the following addressing modes are suitable for program relocation at run time ?

(i) Absolute addressing
(ii) Based addressing
(iii) Relative addressing
(iv) Indirect addressing

Q. Let A = 1111 1010 and B = 0000 1010 be two 8-bit 2's complement numbers. Their product in 2's complement is

Q. A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be

Q. Spatial locality refers to the problem that once a location is referenced

Q. The Principle of locality justifies the use of

Q. A system that has a lot of crashes, data should be written to the disk using?

Q. Which addressing mode is suitable for a high-level language statement?

Q. Which memory unit has the lowest access time?

Q. In a 16-bit instruction code format 3-bit operation code, 12-bit address, and 1 bit is assigned for address mode designation. For indirect addressing, the mode bit is

Q. A 32-bit address bus allows access to a memory of capability

Q. Pipelining improves CPU performance due to?

Q. The system bus consists of

Q. An instruction cycle refers to