Question
(i) Absolute addressing
(ii) Based addressing
(iii) Relative addressing
(iv) Indirect addressing
a.
(i) and (iv)
b.
(i) and (ii)
c.
(ii) and (iii)
d.
(i), (ii) and (iv)
Posted under GATE cse question paper Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. Which of the following addressing modes are suitable for program relocation at run time ? (i) Absolute addressing (ii) Based addressing (iii) Relative addressing (iv)...
Similar Questions
Discover Related MCQs
Q. Let A = 1111 1010 and B = 0000 1010 be two 8-bit 2's complement numbers. Their product in 2's complement is
View solution
Q. A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be
View solution
Q. Spatial locality refers to the problem that once a location is referenced
View solution
Q. The Principle of locality justifies the use of
View solution
Q. A system that has a lot of crashes, data should be written to the disk using?
View solution
Q. Which addressing mode is suitable for a high-level language statement?
View solution
Q. Which memory unit has the lowest access time?
View solution
Q. In a 16-bit instruction code format 3-bit operation code, 12-bit address, and 1 bit is assigned for address mode designation. For indirect addressing, the mode bit is
View solution
Q. A 32-bit address bus allows access to a memory of capability
View solution
Q. Pipelining improves CPU performance due to?
View solution
Q. The system bus consists of
View solution
Q. An instruction cycle refers to
View solution
Q. A hardware interrupt is
View solution
Q. Which of the following is not involved in a memory write operation?
View solution
Q. To prevent signals from colliding on the bus, ……………….. Prioritize access to memory by I/o channels and processors.
View solution
Q. …………… improve system performance by temporarily storing data during transfers s/w devices or processers that operate at different speeds.
View solution
Q. Addressing mode is …………………
View solution
Q. Which of the following is not a valid class of interrupts?
1) Program
2) Timer
3) I/o
4) Hardware failure
View solution
Q. System calls are usually invoked by using
1) An indirect jump
2) A software interrupt
3) Polling
4) A privileged instruction
View solution
Q. Which of the following holds data and processing instructions temporarily until the CPU needs it??
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!