adplus-dvertising
frame-decoration

Question

The PEACK (active low) when activated, the pin that goes into deactivation is

a.

PEREQ

b.

ERROR#

c.

RESET

d.

CMD0 and CMD1

Answer: (a).PEREQ

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The PEACK (active low) when activated, the pin that goes into deactivation is

Similar Questions

Discover Related MCQs

Q. Which of the following pin is not involved in the interface of 80287 with 80286?

Q. If Clock Mode (CM) input pin is held low, then the CLK input is divided by

Q. For which pin of 80286 is the active low pin, BUSY of 80287, connected?

Q. Which of the input line(s) indicate that the CPU is performing an escape operation, and enables 80287 to execute the next instruction?

Q. If Numeric Processor Read (NPRD) active-low input pin is activated, then it enables a data transfer from

Q. If Numeric Processor Write (NPWR) active-low input pin is activated, then it enables a data transfer from

Q. The precision is decided by the

Q. The bits that affect the result of arithmetic operations like ADD, SUB, MUL, DIV are

Q. If the stack flag is set, and condition code bit C1=0, then the stack is

Q. If the stack flag is set, and condition code bit C1=1, then the stack is

Q. The bits that are modified depending upon the result of the execution of arithmetic instructions are

Q. After reset of 80287, the control bit that is initialized to zero is

Q. The word that is used to select one of the processing options, among the provided ones is

Q. The arrangement of data that is to be shifted successively, whenever required for the execution, is done by

Q. The data bus in a floating point unit is of

Q. The part of the data interface and control unit, that points to the source of exception generated is

Q. The word that optimizes the NDP performance, by maintaining a record of empty and non-empty register locations is

Q. The data interface and control unit consists of

Q. The unit that provides and controls the interface, between the internal 80287 bus and 80286 bus via data buffer is

Q. Which of the following is not a block of an architecture of 80287?