Q. For which pin of 80286 is the active low pin, BUSY of 80287, connected?

View solution

Q. Which of the input line(s) indicate that the CPU is performing an escape operation, and enables 80287 to execute the next instruction?

View solution

Q. If Numeric Processor Read (NPRD) active-low input pin is activated, then it enables a data transfer from

View solution

Q. If Numeric Processor Write (NPWR) active-low input pin is activated, then it enables a data transfer from

View solution

Q. The precision is decided by the

View solution

Q. The bits that affect the result of arithmetic operations like ADD, SUB, MUL, DIV are

View solution

Q. If the stack flag is set, and condition code bit C1=0, then the stack is

View solution

Q. If the stack flag is set, and condition code bit C1=1, then the stack is

View solution

Q. The bits that are modified depending upon the result of the execution of arithmetic instructions are

View solution

Q. After reset of 80287, the control bit that is initialized to zero is

View solution

Q. The word that is used to select one of the processing options, among the provided ones is

View solution

Q. The arrangement of data that is to be shifted successively, whenever required for the execution, is done by

View solution

Q. The data bus in a floating point unit is of

View solution

Q. The part of the data interface and control unit, that points to the source of exception generated is

View solution

Q. The word that optimizes the NDP performance, by maintaining a record of empty and non-empty register locations is

View solution

Q. The data interface and control unit consists of

View solution

Q. The unit that provides and controls the interface, between the internal 80287 bus and 80286 bus via data buffer is

View solution

Q. Which of the following is not a block of an architecture of 80287?

View solution

Q. In LGDT instruction, while loading 6 bytes, the first word is loaded into the field of

View solution

Q. The instruction that loads 6 bytes from a memory block, pointed to by the effective address of the operand, into global descriptor table register is

View solution