adplus-dvertising
frame-decoration

Question

Which of the input line(s) indicate that the CPU is performing an escape operation, and enables 80287 to execute the next instruction?

a.

NPWR (active low) and NPRD (active low)

b.

NPS1 and NPS2 (active low)

c.

NPS1 (active low) and NPS2

d.

CMD0 and CMD1

Posted under Microprocessor

Answer: (c).NPS1 (active low) and NPS2

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which of the input line(s) indicate that the CPU is performing an escape operation, and enables 80287 to execute the next instruction?

Similar Questions

Discover Related MCQs

Q. If Numeric Processor Read (NPRD) active-low input pin is activated, then it enables a data transfer from

Q. If Numeric Processor Write (NPWR) active-low input pin is activated, then it enables a data transfer from

Q. The precision is decided by the

Q. The bits that affect the result of arithmetic operations like ADD, SUB, MUL, DIV are

Q. If the stack flag is set, and condition code bit C1=0, then the stack is

Q. If the stack flag is set, and condition code bit C1=1, then the stack is

Q. The bits that are modified depending upon the result of the execution of arithmetic instructions are

Q. After reset of 80287, the control bit that is initialized to zero is

Q. The word that is used to select one of the processing options, among the provided ones is

Q. The arrangement of data that is to be shifted successively, whenever required for the execution, is done by

Q. The data bus in a floating point unit is of

Q. The part of the data interface and control unit, that points to the source of exception generated is

Q. The word that optimizes the NDP performance, by maintaining a record of empty and non-empty register locations is

Q. The data interface and control unit consists of

Q. The unit that provides and controls the interface, between the internal 80287 bus and 80286 bus via data buffer is

Q. Which of the following is not a block of an architecture of 80287?

Q. In LGDT instruction, while loading 6 bytes, the first word is loaded into the field of

Q. The instruction that loads 6 bytes from a memory block, pointed to by the effective address of the operand, into global descriptor table register is

Q. The instruction that determines whether the segment pointed to, by a 16-bit register, can be accessed from the current privilege level is

Q. The CLTS (Clear Task Switch Flag) instruction records every execution of WAIT and ESC and is trapped if the flag(s)