Question
a.
privilege level 0
b.
privilege level 1
c.
privilege level 2
d.
privilege level 3
Posted under Microprocessor
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. The data segments defined in GDT (global descriptor table) and the LDT (local descriptor table) can be accessed by a task with
Similar Questions
Discover Related MCQs
Q. A task with privilege level 0, doesn’t refer to all the lower level privilege descriptors in
View solution
Q. The selector RPL that uses a less trusted privilege than the current privilege level for further use is known as
View solution
Q. The effective privilege level is
View solution
Q. The task requesting an access to a descriptor is allowed to access after checking the
View solution
Q. A CALL instruction can reference only a code segment descriptor with
View solution
Q. The RPL of a selector that referred to the code descriptor must have
View solution
Q. The instruction that refers to only code segment descriptors with DPL equal to or less than the task CPL is
View solution
Q. When a JUMP instruction references a Task State Segment(TSS) descriptor, then DPL must be
View solution
Q. The data segment access refers to
View solution
Q. An exception is generated when
View solution
Q. The mechanism to provide protection, that is accomplished with the help of read/write privileges is
View solution
Q. The Local descriptor table (LDT) and Global descriptor table (GDT) are present in
View solution
Q. The mechanism that is accomplished using descriptor usages limitations and rules of privilege check is
View solution
Q. The mechanism that is executed at certain privilege levels, determined by CPL (Current Privilege Level) and I/O privilege level (IOPL) is
View solution
Q. If CPL is not of the required privilege level, then the instructions that get affected is
View solution
Q. If CPL is greater than zero, then the instruction that remains unaffected is
View solution
Q. The condition, “CPL not equals to zero” satisfies when executing the instruction
View solution
Q. While executing the instruction IN/OUT, the condition of CPL is
View solution
Q. The instruction at which the exception is generated, but the processor extension registers contain the address of failing instruction is
View solution
Q. The exception that has no error code on a stack is
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Microprocessor? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!