adplus-dvertising
frame-decoration

Question

The instruction at which the exception is generated, but the processor extension registers contain the address of failing instruction is

a.

LTR

b.

INS

c.

CTS

d.

ESC

Posted under Microprocessor

Answer: (d).ESC

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The instruction at which the exception is generated, but the processor extension registers contain the address of failing instruction is

Similar Questions

Discover Related MCQs

Q. The exception that has no error code on a stack is

Q. Which of the following is protected mode exception?

Q. Which of the following operation is not carried out by 80286?

Q. After completion of the first cycle, the first task is again scheduled for the next cycle. This process is known as

Q. The operation that is provided by the internal architecture, to save the execution state of a task is

Q. The instruction that can be used to carry out task switch operation is

Q. The IRET instruction gets back the execution state of the previous task, if

Q. The NT flag is set by the task switch operation, that is initiated by

Q. The 80286 executes LMSW instruction to enter into

Q. The instruction that sets the zero flag, if the segment referred to, by the selector can be read is

Q. The instruction that sets the zero flag, if the segment referred to by the selector, can be written as

Q. The instruction that reads the descriptor access rights byte into the register is

Q. The instruction that reads the segment limit into the register, if privilege rules and descriptor type allow is

Q. The instruction that adjusts the RPL (Requested Privilege Level) of the selector, to the numeric maximum of current selector RPL value is

Q. Which of the following is a supporting chip of 80286?

Q. In minimum mode, the function of 80286 is

Q. The signal that is applied to the decoding logic, to differentiate between interrupt, code fetch and data bus cycles is

Q. By adding which of the following, the minimum mode of 80286 gives the multibus interface of 80286?

Q. The number of bus controllers that are used for interfacing of memory and I/O devices is

Q. If the 80286 need to use system bus, then the signal that is to be active is