adplus-dvertising
frame-decoration

Question

What is the worst case delay of the burst refresh in 4M by 1 DRAM?

a.

0.4ms

b.

0.2ms

c.

170ns

d.

180ns

Posted under Embedded Systems

Answer: (b).0.2ms

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. What is the worst case delay of the burst refresh in 4M by 1 DRAM?

Similar Questions

Discover Related MCQs

Q. Which refresh techniques depends on the size of time critical code for calculating refresh cycle?

Q. Which of the following uses a timer for refresh technique?

Q. What is the main disadvantage in the software refresh of the DRAM?

Q. Which refresh technique is useful for low power consumption?

Q. Which refreshing techniques generates a recycled address?

Q. Which of the following uses a software refresh in the DRAM ?

Q. How do CBR works?

Q. Which of the refresh circuit is similar to CBR?

Q. Which technology is standardized in DRAM for determining the maximum time interval between the refresh cycle?

Q. In which pin does the data appear in the basic DRAM interfacing?

Q. What is the duration for memory refresh to remain compatible?

Q. Which interfacing method lowers the speed of the processor?

Q. What is EDO RAM?

Q. What is RDRAM?

Q. Which of the following can transfer up to 1.6 billion bytes per second?

Q. Which of the following cycle is larger than the access time?

Q. Which mode of operation selects an internal page of memory in the DRAM interfacing?

Q. What is the maximum time that the RAS signal can be asserted in the page mode operation?

Q. Which of the following mode of operation in the DRAM interfacing has a page boundary?

Q. Which mode offers the banking of memory in the DRAM interfacing technique?