adplus-dvertising
frame-decoration

Question

Which interfacing method lowers the speed of the processor?

a.

basic DRAM interface

b.

page mode interface

c.

page interleaving

d.

burst mode interface

Posted under Embedded Systems

Answer: (a).basic DRAM interface

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which interfacing method lowers the speed of the processor?

Similar Questions

Discover Related MCQs

Q. What is EDO RAM?

Q. What is RDRAM?

Q. Which of the following can transfer up to 1.6 billion bytes per second?

Q. Which of the following cycle is larger than the access time?

Q. Which mode of operation selects an internal page of memory in the DRAM interfacing?

Q. What is the maximum time that the RAS signal can be asserted in the page mode operation?

Q. Which of the following mode of operation in the DRAM interfacing has a page boundary?

Q. Which mode offers the banking of memory in the DRAM interfacing technique?

Q. Which of the following has a fast page mode RAM?

Q. Which mode reduces the need for fast static RAMs?

Q. Which of the following is also known as hyper page mode enabled DRAM?

Q. What does BEDO DRAM stand for?

Q. Which of the following is more quickly accessed?

Q. Which factor determines the effectiveness of cache?

Q. Which of the following determines a high hit rate of the cache memory?

Q. Which of the following is a common cache?

Q. Which factor determines the number of cache entries?

Q. What is the size of the cache for an 8086 processor?

Q. How many possibilities of mapping does a direct mapped cache have?

Q. Which of the following allows speculative execution?