adplus-dvertising
frame-decoration

Question

The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction.

a.

Base indexed

b.

Base indexed plus displacement

c.

Indexed

d.

Displacement

Answer: (d).Displacement

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are...

Similar Questions

Discover Related MCQs

Q. In ............. method, the word is written to the block in both the cache and main memory, in parallel.

Q. A Multicomputer with 256 CPUs is organized as 16x16 grid. What is the worst case delay (in hops) that a message might have to take?

Q. What will be the hexadecimal value in the register ax (32-bit) after executing the following instructions?

Mov al, 15
Mov ah, 15
Xor al, al
Mov cl, 3
Shr ax, cl

Q. What will be the output at PORT1 if the following program is executed?

MVI B, 82H
MOV A, B
MOV C, A
MVI D, 37H
OUT PORT1
HLT

Q. Which of the following 8085 microprocessor hardware interrupt has the lowest priority?

Q. A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a memory cycle requires 250 nsec. What percentage of memory’s total operating time is required for refreshes?

Q. A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer?

Q. A CPU handles interrupt by executing interrupt service subroutine.................

Q. Which one of the following set of gates is best suited for ‘parity’ checking and ‘parity’ generation?

Q. ................ refers to the discrepancy among a computed, observed or measured value and the true specified or theoretically correct values.

Q. Which logic family dissipates the minimum power ?

Q. Which of the following electronic component is not found in IC’s ?

Q. A given memory chip has 14 address pins and 8 data pins. It has the following number of locations.

Q. The instruction: MOV CL, [BX] [DI] + 8 represents the ............... addressing mode.

Q. The power dissipation of a flip-flop is 3 mW. The power dissipation of a digital system with 4 flip-flops is given by

Q. A binary ripple counter is required to count up to 16383. How many flip-flops are required ?

Q. Which one of the following is not an addressing mode?

Q. Computers can have instruction formats with

Q. Which is not a typical program control instruction?

Q. Interrupt which arises from illegal or erroneous use of an instruction or data is