adplus-dvertising
frame-decoration

Question

Which one of the following is not an addressing mode?

a.

Register indirect

b.

Auto increment

c.

Relative indexed

d.

Immediate operand

Answer: (c).Relative indexed

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which one of the following is not an addressing mode?

Similar Questions

Discover Related MCQs

Q. Computers can have instruction formats with

Q. Which is not a typical program control instruction?

Q. Interrupt which arises from illegal or erroneous use of an instruction or data is

Q. Match the following:

a. TTL                 i. High component density
b. ECL               ii. Low power consumption
c. MOS               iii. Evolution of “diodetransistor- logic”
d. CMOS           iv. High speed digital circuits

Codes:
      a   b   c    d

Q. The branch logic that provides making capabilities in the control unit is known as

Q. Cached and interleaved memories are ways of speeding up memory access between CPU’s and slower RAM. Which memory models are best suited (i.e. improves the performance most) for which programs ?

(i) Cached memory is best suited for small loops.
(ii) Interleaved memory is best suited for small loops
(iii) Interleaved memory is best suited for large sequential code.
(iv) Cached memory is best suited for large sequential code.

Q. Which of the following logic families is well suited for high-speed operations ?

Q. A complete microcomputer system consists of

Q. Where does a computer add and compare data ?

Q. Pipelining strategy is called implement

Q. The concept of pipelining is most effective in improving performance if the tasks being performed in different stages :

Q. Identify the addressing modes of below instructions and match them :

(a) ADI (1) Immediate addressing
(b) STA (2) Direct addressing
(c) CMA (3) Implied addressing
(d) SUB (4) Register addressing

Q. Identify the devices given below with their IC numbers :

(i) USART                                 (a) 8251
(ii) Micro controller                (b) 8051
(iii) Interrupt controller         (c) 8259
(iv) DMA controller                 (d) 8257

      (i)   (ii)    (iii) (iv)

Q. On receiving an interrupt from an I/O device, the CPU

Q. Consider a logical address space of 8 pages of 1024 words mapped with memory of 32 frames. How many bits are there in the physical address?

Q. CPU does not perform the operation

Q. A chip having 150 gates will be classified as

Q. A latch is constructed using two cross-coupled

Q. An astable multivibrator has

Q. The register or main memory location which contains the effective address of the operand is known as