adplus-dvertising
frame-decoration

Question

On receiving an interrupt from an I/O device, the CPU

a.

halts for predetermined time.

b.

branches off to the interrupt service routine after completion of the current instruction.

c.

branches off to the interrupt service routine immediately.

d.

hands over control of address bus and data bus to the interrupting device.

Posted under UGC NET computer science question paper Computer Architecture

Answer: (b).branches off to the interrupt service routine after completion of the current instruction.

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. On receiving an interrupt from an I/O device, the CPU
Add Comment

Similar Questions

Discover Related MCQs

Q. Consider a logical address space of 8 pages of 1024 words mapped with memory of 32 frames. How many bits are there in the physical address?

View solution

Q. CPU does not perform the operation

View solution

Q. A chip having 150 gates will be classified as

View solution

Q. A latch is constructed using two cross-coupled

View solution

Q. An astable multivibrator has

View solution

Q. The register or main memory location which contains the effective address of the operand is known as

View solution

Q. Advantage of synchronous sequential circuits over asynchronous ones is

View solution

Q. What is the transitive voltage for the voltage input of a CMOS operating from 10V supply?

View solution

Q. The highest noise margin is offered by

View solution

Q. The characteristic equation of a JK flip flop is:

View solution

Q. In order to implement a n variable switching function, a MUX must have:

View solution

Q. A reduced state table has 18 rows. The minimum number of flip flops needed to implement the sequential machine is:

View solution

Q. In which addressing mode the operand is given explicitly in the instruction itself?

View solution

Q. The characteristic equation of D flip-flop is:

View solution

Q. If 4 input multiplexers drive a 4 input multiplexer, we get a:

View solution

Q. In which addressing mode, the effective address of the operand is generated by adding a constant value to the contents of register?

View solution

Q. Among the logic families RTL, TTL, ECL and CMOS, the fastest family is:

View solution

Q. In the indirect addressing scheme, the second part of an instruction contains:

View solution

Q. Amdahl’s law states that the maximum speedup S achievable by a parallel computer with ‘p’ processors is given by:

View solution

Q. Amongst the logic families DTL, TTL, ECL and CMOS, the family with the least power dissipation is:

View solution
View All MCQs on Computer Architecture

Suggested Topics

Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.

Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!

HTML

Start your journey in web development with our HTML MCQs. Learn the building blocks...

Systems Analysis and Design Methods

Get familiar with the process of designing and improving business systems with our...

Object Oriented Programming

Enhance your coding skills with our Object Oriented Programming MCQs. Understand...

Systems Programming

Decode low-level programming with our Systems Programming MCQs. These questions delve...

Java Spring Framework

Enhance your Java development skills with our Spring Framework MCQs. Learn about...

Digital Logic Design

Understand the foundation of digital computers with our Digital Logic Design MCQs....

Embedded Systems

Dive into the world of specialized computing systems with our Embedded Systems MCQs....

Digital Image Processing (DIP)

Delve into the techniques of enhancing digital images with our Digital Image...

Big Data Computing

Enhance your understanding of Big Data Computing with our comprehensive MCQs. Explore...