Q. Which of the following operation is not carried out by 80286?

View solution

Q. After completion of the first cycle, the first task is again scheduled for the next cycle. This process is known as

View solution

Q. The operation that is provided by the internal architecture, to save the execution state of a task is

View solution

Q. The instruction that can be used to carry out task switch operation is

View solution

Q. The IRET instruction gets back the execution state of the previous task, if

View solution

Q. The NT flag is set by the task switch operation, that is initiated by

View solution

Q. The 80286 executes LMSW instruction to enter into

View solution

Q. The instruction that sets the zero flag, if the segment referred to, by the selector can be read is

View solution

Q. The instruction that sets the zero flag, if the segment referred to by the selector, can be written as

View solution

Q. The instruction that reads the descriptor access rights byte into the register is

View solution

Q. The instruction that reads the segment limit into the register, if privilege rules and descriptor type allow is

View solution

Q. The instruction that adjusts the RPL (Requested Privilege Level) of the selector, to the numeric maximum of current selector RPL value is

View solution

Q. Which of the following is a supporting chip of 80286?

View solution

Q. In minimum mode, the function of 80286 is

View solution

Q. The signal that is applied to the decoding logic, to differentiate between interrupt, code fetch and data bus cycles is

View solution

Q. By adding which of the following, the minimum mode of 80286 gives the multibus interface of 80286?

View solution

Q. The number of bus controllers that are used for interfacing of memory and I/O devices is

View solution

Q. If the 80286 need to use system bus, then the signal that is to be active is

View solution

Q. If MBYTES input is high, then the pin serves as

View solution

Q. Latches are used in 80286 to

View solution