Q. In trace mode of operation,

View solution

Q. In a non-vectored interrupt, the address of interrupt service routine is

View solution

Q. Stack overflow causes

View solution

Q. Which of the following architecture is/are not suitable for realizing SIMD ?

View solution

Q. CPU checks for an interrupt signal during

View solution

Q. In a vectored interrupt

View solution

Q. An instruction pipeline can be implemented by means of

View solution

Q. A microprogram sequencer

View solution

Q. Status bit is also called

View solution

Q. If the value V(x) of the target operand is contained in the address field itself, the addressing mode is

View solution

Q. The instructions which copy information from one location to another either in the processor’s internal register set or in the external main memory are called

View solution

Q. Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called

View solution

Q. Which of the following interrupt is non maskable

View solution

Q. In which addressing mode the operand is given explicitly in the instruction?

View solution

Q. To load and store instructions of vector architectures, the unit used is

View solution

Q. The most essential source of overhead, when gets ignored by the chime model is vector

View solution

Q. The highest bandwidth of memory for moving the ridge point in the Corei7 from 2.6 to

View solution

Q. The median vectorization getting improved from about 70% to about

View solution

Q. Loops when gets vectored then they do not have dependences among iterations of a loop, which are called

View solution

Q. Around 82% issues of the clock-cycle, have them between 29 to 32 out of the

View solution