Q. Which of the following interrupt is non maskable

View solution

Q. In which addressing mode the operand is given explicitly in the instruction?

View solution

Q. To load and store instructions of vector architectures, the unit used is

View solution

Q. The most essential source of overhead, when gets ignored by the chime model is vector

View solution

Q. The highest bandwidth of memory for moving the ridge point in the Corei7 from 2.6 to

View solution

Q. The median vectorization getting improved from about 70% to about

View solution

Q. Loops when gets vectored then they do not have dependences among iterations of a loop, which are called

View solution

Q. Around 82% issues of the clock-cycle, have them between 29 to 32 out of the

View solution

Q. The length of a vector operation in a real program is often

View solution

Q. The processor of the system, which can read/write GPU Memory, is known as

View solution

Q. The L1 data caches has a size between

View solution

Q. A solution of the problem for representing parallelism in an algorithm is

View solution

Q. The primary and essential mechanism to support the sparse matrices is

View solution

Q. In later iterations, data accesses are dependent on the values of data produced in earlier iterations; this dependence is called a

View solution

Q. The form of the Loop-carried dependences is,

View solution

Q. When the vector gets longer than the max length of its, then a technique called

View solution

Q. The horizontal and diagonal roofs when meeting offers, insight into the computer is known as

View solution

Q. The on-chip memory which is local to every multithreaded Single Instruction Multiple Data (SIMD) Processor is called

View solution

Q. A processor, assigned with a thread block, that executes a code, which we usually call a

View solution

Q. A code, known as Grid, which runs on a GPU consisting of a set of

View solution