adplus-dvertising
frame-decoration

Question

In which addressing mode the operand is given explicitly in the instruction?

a.

Absolute

b.

Immediate

c.

Indirect

d.

Direct

Posted under Computer Architecture

Answer: (b).Immediate

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. In which addressing mode the operand is given explicitly in the instruction?

Similar Questions

Discover Related MCQs

Q. To load and store instructions of vector architectures, the unit used is

Q. The most essential source of overhead, when gets ignored by the chime model is vector

Q. The highest bandwidth of memory for moving the ridge point in the Corei7 from 2.6 to

Q. The median vectorization getting improved from about 70% to about

Q. Loops when gets vectored then they do not have dependences among iterations of a loop, which are called

Q. Around 82% issues of the clock-cycle, have them between 29 to 32 out of the

Q. The length of a vector operation in a real program is often

Q. The processor of the system, which can read/write GPU Memory, is known as

Q. The L1 data caches has a size between

Q. A solution of the problem for representing parallelism in an algorithm is

Q. The primary and essential mechanism to support the sparse matrices is

Q. In later iterations, data accesses are dependent on the values of data produced in earlier iterations; this dependence is called a

Q. The form of the Loop-carried dependences is,

Q. When the vector gets longer than the max length of its, then a technique called

Q. The horizontal and diagonal roofs when meeting offers, insight into the computer is known as

Q. The on-chip memory which is local to every multithreaded Single Instruction Multiple Data (SIMD) Processor is called

Q. A processor, assigned with a thread block, that executes a code, which we usually call a

Q. A code, known as Grid, which runs on a GPU consisting of a set of

Q. The machine object created by the hardware, managing, scheduling, and executing is a thread of

Q. Level of detail getting dropping down, the PTX assembler sets a marker naming as