Question
a.
Single phase clocking
b.
Multi-phase clocking
c.
Edge triggered clocking
d.
None of the above
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. When two or more clock cycles are used to complete data transfer it is called as ________.
Similar Questions
Discover Related MCQs
Q. The drawback of building a large memory with DRAM is
View solution
Q. The memory which is used to store the copy of data or instructions stored in larger memories, inside the CPU is called _______.
View solution
Q. The memory address range to which RAM will respond
View solution
Q. How many addresses are required for 25 x 40 video RAM ?
View solution
Q. Four memory chips of 16 x 4 size have their address bases connected together. The system will be of size
View solution
Q. Property of locality of reference may fail, if a program has
View solution
Q. In a virtual memory system the address space specified by the address lines of the CPU must be -----------than the physical memory size and -----------than the secondary storage size.
View solution
Q. Memory refreshing may be done
View solution
Q. For the synchronization of the read head, we make use of a _______.
View solution
Q. The method of placing the heads and the discs in an air tight environment is called as ______.
View solution
Q. In memory interleaving, the lower order bits of the address is used to
View solution
Q. Which of the following technique/s used to effectively utilize main memory ?
View solution
Q. The transfer of large chunks of data with the involvement of the processor is done by _______ .
View solution
Q. The BOOT sector files of the system are stored in _____ .
View solution
Q. The DMA differs from the interrupt mode by
View solution
Q. The DMA transfers are performed by a control circuit called as
View solution
Q. In DMA transfers, the required signals and addresses are given by the
View solution
Q. After the complition of the DMA transfer the processor is notified by
View solution
Q. The DMA controller has _______ registers.
View solution
Q. The DMA controller is connected to the ____
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!