adplus-dvertising
frame-decoration

Question

The DMA controller is connected to the ____

a.

Processor BUS

b.

System BUS

c.

External BUS

d.

None of the above

Posted under Computer Architecture

Answer: (b).System BUS

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The DMA controller is connected to the ____

Similar Questions

Discover Related MCQs

Q. The technique where the controller is given complete access to main memory is

Q. The controller uses _____ to help with the transfers when handling network interfaces.

Q. To overcome the conflict over the possession of the BUS we use ______.

Q. The registers of the controller are ______.

Q. When process requests for a DMA transfer ,

Q. The DMA transfer is initiated by _____

Q. Consider a two-level cache hierarchy L1 and L2 caches. An application incurs 1.4 memory accesses per instruction on average. For this application, the miss rate of L1 cache 0.1, the L2 cache experience on average. 7 misses per 1000 instructions. The miss rate of L2 expressed correct to two decimal places is ______________.

Q. A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as direct mapped cache, the length of the TAG field is 10 bits. If the cache unit is now designed as a 16-way set-associative cache, the length of the TAG field is ______ bits.

Q. How many address bits are required to represent a 32 K memory

Q. How many address bits are required to represent 4K memory

Q. Which of the following memories stores the most number of bits?

Q. In a virtual memory system, the addresses used by the programmer belongs to

Q. The method for updating the main memory as soon as a word is removed from the Cache is called

Q. How many different addresses are required by the memory that contain 16K words?

Q. What is the bit storage capacity of a ROM with a 512' 4-organization?

Q. How many 128 x 8 RAM chips are needed to provide a memory capacity of 2048 bytes?

Q. Which of the following technology can give high speed RAM?

Q. In 8085 microprocessor how many I/O devices can be interfaced in I/O mapped I/O technique?

Q. How many memory chips of (128 x 8) are needed to provide a memory capacity of 4096 x 16?

Q. An attempt to access a location not owned by a Program is called