Question
a.
Appending an extra bit of the address
b.
Enabling the read or write bits of the devices
c.
Raising an appropriate interrupt signal
d.
Sending a special signal along the BUS
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. The system is notified of a read or write operation by
Similar Questions
Discover Related MCQs
Q. To overcome the lag in the operating speeds of the I/O device and the processor we use
View solution
Q. The method of accessing the I/O devices by repeatedly checking the status flags is
View solution
Q. The method of synchronising the processor with the I/O device in which the device sends a signal when it is ready is
View solution
Q. The method which offers higher speeds of I/O transfers is
View solution
Q. The process where in the processor constantly checks the status flags is called as
View solution
Q. The interrupt-request line is a part of the
View solution
Q. The return address from the interrupt-service routine is stored on the
View solution
Q. The signal sent to the device from the processor to the device after recieving an interrupt is
View solution
Q. When the process is returned after an interrupt service ______ should be loaded again
i) Register contents
ii) Condition codes
iii) Stack contents
iv) Return addresses
View solution
Q. The time between the receive of an interrupt and its service is ______
View solution
Q. Interrupts form an important part of _____ systems.
View solution
Q. ______ type circuits are generally used for interrupt service lines
i) open-collector
ii) open-drain
iii) XOR
iv) XNOR
View solution
Q. The resistor which is attached to the service line is called _____.
View solution
Q. An interrupt that can be temporarily ignored is
View solution
Q. The 8085 microprocessor respond to the presence of an interrupt
View solution
Q. CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged
View solution
Q. Which interrupt is unmaskable…??
View solution
Q. From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer
i) Bulk transfer of several kilo-byte
ii) Moderately large data transfer of more than 1kb
iii) Short events like mouse action
iv) Keyboard inputs
View solution
Q. How can the processor ignore other interrupts when it is servicing one
View solution
Q. When dealing with multiple device interrupts , which mechanism is easy to implement
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!