Question
a.
Polling method
b.
Vectored interrupts
c.
Interrupt nesting
d.
None of the above
Posted under Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. When dealing with multiple device interrupts , which mechanism is easy to implement
Similar Questions
Discover Related MCQs
Q. The interrupt servicing mechanism in which the reqesting device identifies itself to the processor to be serviced is
View solution
Q. Which table handle stores the addresses of the interrupt handling sub-routines
View solution
Q. Interrupts initiated by an instruction is called as
View solution
Q. The anded output of the bits of the interrupt register and the mask register are set as input of:
View solution
Q. ____ register is used for the purpose of controlling the status of each interrupt request in parallel priority interrupt.
View solution
Q. ______ interrupt method uses register whose bits are set separately by interrupt signal for each device:
View solution
Q. In daisy chaining device 0 will pass the signal only if it has..
View solution
Q. _________ method is used to establish priority by serially connecting all devices that request an interrupt.
View solution
Q. Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant lineā¦??
i) Neither vectored nor multiple interrupting devices is possible.
ii) Vectored interrupts is not possible but multiple interrupting devices is possible.
iii) Vectored interrupts is possible and multiple interrupting devices is not possible.
iv) Both vectored and multiple interrupting devices is possible.
View solution
Q. The processor indicates to the devices that it is ready to recieve interrupts
View solution
Q. The starting address sent by the device in vectored interrupt is called as
View solution
Q. The code sent by the device in vectored interrupt is _____ long.
View solution
Q. In vectored interrupts, how does the device identify itself to the processor..?
View solution
Q. DMA interface unit eliminates the need to use CPU registers to transfer data from
View solution
Q. The average time required to reach a storage location in memory and obtain its contents is called the
View solution
Q. The process that periodically checks the status of an I/O devices, is known as
View solution
Q. A bus connecting processor and memory, is known as
View solution
Q. 1000 disks having 1,200,000-hour MTTF and disks being used 24 hours a day, and failed disks are being replaced with a new ones, then no that will fail over five years (43,800 hours) is,
View solution
Q. A unit on the bus that initiates bus requests is called
View solution
Q. Request, which is used for indicating a read request for memory, is known as
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!